Data Sheet
A m p l i fy t h e H u m a n E x p e r i e n c e
CDK3402/CDK3403
8-bit, 100/150MSPS, Triple Video DACs
features
n
n
n
n
n
n
n
n
n
n
CDK3402/CDK3403
8-bit, 100/150MSPS, Triple Video DACs
General Description
CDK3402/3401 products are low-cost triple D/A converters that are tailored
to fit graphics and video applications where speed is critical. Two
speed
grades are available: CDK3402 at 100MSPS and CDK3403 at 150MSPS.
TTL-level inputs are converted to analog current outputs that can drive
25-37.5Ω loads corresponding to doubly-terminated 50-75Ω loads. A sync
current following SYNC input timing is added to the IO
G
output. BLANK
will override RGB inputs, setting IO
G
, IO
B
and IO
R
currents to zero when
BLANK = L. Although appropriate for many applications, the internal 1.235V
reference voltage can be overridden by the V
REF
input.
Few external components are required, just the current reference resistor,
current output load resistors, and decoupling capacitors.
Package is a 48-lead TQFP. Fabrication technology is CMOS. Performance is
guaranteed from 0 to 70°C.
8-bit resolution
150 megapixels per second
±0.2% linearity error
Sync and blank controls
1.0V
pp
video into 37.5Ω or 75Ω load
Internal bandgap voltage reference
Double-buffered data for low distortion
TTL-compatible inputs
Low glitch energy
Single +5V power supply
applications
n
Video signal conversion
– RGB
– YC
B
C
R
– Composite, Y, C
Multimedia systems
Image processing
True-color graphics systems
Block Diagram
SYNC
BLANK
SYNC
n
n
n
G7-0
8
8-bit D/A
Converter
IO
G
Rev 1B
B7-0
8
8-bit D/A
Converter
IO
B
R7-0
CLOCK
8
8-bit D/A
Converter
IO
R
COMP
R
REF
V
REF
+1.235V
Ref
Ordering Information
Part Number
CDK3402CTQ48
CDK3402CTQ48Y
CDK3403CTQ48
CDK3403CTQ48Y
Package
TQFP-48
TQFP-48
TQFP-48
TQFP-48
Pb-Free
Yes
Yes
Yes
Yes
RoHS Compliant
Yes
Yes
Yes
Yes
Operating Temp Range
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
Packaging Method Package Quantity
Tray
Tray
Tray
Tray
250
1,250
250
1,250
Moisture sensitivity level for all parts is MSL-3.
©2008 CADEKA Microcircuits LLC
www.cadeka.com
Data Sheet
Pin Configuration
TQFP-48
GND
R7
R6
R5
R4
R3
R2
R1
R0
GND
GND
NC
CDK3402/CDK3403
8-bit, 100/150MSPS, Triple Video DACs
48
47
46
45
44
43
42
41
40
39
38
37
GND
G0
G1
G2
G3
G4
G5
G6
G7
BLANK
SYNC
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
36
35
34
33
32
31
30
29
28
27
26
25
TQFP
CDK3402/3403
R
REF
V
REF
COMP
IO
R
IO
G
V
DD
V
DD
IO
B
GND
GND
CLOCK
NC
Pin Assignments
Pin No.
26
47-40
9–2
23–16
controls
11
10
Video outputs
33
32
29
35
36
34
12, 30, 31
1, 14, 15,
27, 28, 38,
39, 48
13, 24, 25,
37
IOR
IOG
IOB
V
REF
R
REF
COMP
V
DD
GND
Red Current Output
Green Current Output
Blue Current Output
Voltage Reference Output/Input
Current-Setting Resistor
Compensation Capacitor
Power Supply
Ground
SYNC
BLANK
Sync Pulse Input
Blanking Input
Pin Name
CLK
R7-0
G7-0
B7-0
Description
Clock Input
Red Pixel Data Inputs
Green Pixel Data Inputs
Blue Pixel Data Inputs
clock and pixel i/o
NC
GND
GND
B0
B1
B2
B3
B4
B5
B6
B7
NC
13
14
15
16
17
18
19
20
21
22
23
24
Rev 1B
Voltage reference
power and Ground
NC
No Connect
©2008 CADEKA Microcircuits LLC
www.cadeka.com
2
Data Sheet
Absolute Maximum Ratings
The safety of the device is not guaranteed when it is operated above the “Absolute Maximum Ratings”. The device
should not be operated at these “absolute” limits. Adhere to the “Recommended Operating Conditions” for proper device
function. The information contained in the Electrical Characteristics tables and Typical Performance plots reflect the
operating conditions noted on the tables and plots.
Parameter
Power Supply Voltage
V
DD
(Measured to GND)
Inputs
Applied Voltage (measured to GND)
(2)
Forced Current
(3,4)
Outputs
Applied Voltage (measured to GND)
(2)
Forced Current
(3,4)
Short Circuit Duration (single output in HIGH state to GND)
Temperature
Operating, Ambient
Junction
Lead Soldering (10 seconds)
Vapor Phase Soldering (1 minute)
Storage
Min
-0.5
-0.5
-10.0
-0.5
-60.0
Max
7.0
V
DD
+ 0.5
10.0
V
DD
+ 0.5
60.0
unlimited
110
150
300
220
150
Unit
V
V
mA
V
mA
sec
°C
°C
°C
°C
°C
CDK3402/CDK3403
8-bit, 100/150MSPS, Triple Video DACs
-20
-65
notes:
1. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current flowing into the device.
Recommended Operating Conditions
Symbol
V
DD
f
S
t
PWH
t
PWL
t
W
t
S
t
h
V
REF
C
C
R
L
V
IH
V
IL
T
A
Parameter
Power Supply Voltage
Conversion Rate
CLK Pulsewidth, HIGH
CLK Pulsewidth, LOW
CLK Pulsewidth
Input Data Setup Time
Input Date Hold Time
Reference Voltage, External
Compensation Capacitor
Output Load
Input Voltage, Logic HIGH
Input Voltage, Logic LOW
Ambient Temperature, Still Air
CDK3402
CDK3403
CDK3402
CDK3403
CDK3402
CDK3403
CDK3402
CDK3403
Min
4.75
Typ
5.0
Max
5.25
100
150
Unit
V
MSPS
MSPS
ns
ns
ns
ns
ns
ns
ns
ns
V
µF
Ω
V
V
°C
Rev 1B
3.1
2.5
3.1
2.5
10
6.6
1.7
0
1.0
1.235
0.1
37.5
1.5
2.0
GND
0
VDD
0.8
70
©2008 CADEKA Microcircuits LLC
www.cadeka.com
3
Data Sheet
Electrical Characteristics
(T
A
= 25°C, V
DD
= +5V, V
REF
= 1.235V, R
L
= 37.5Ω, R
REF
= 540Ω; unless otherwise noted)
symbol
I
DD
PD
R
O
C
O
I
IH
I
IL
I
REF
V
REF
V
OC
C
DI
parameter
Power Supply Current
(1)
Total Power Dissipation
(1)
Output Resistance
Output Capacitance
Input Current, HIGH
Input Current, LOW
V
REF
Input Bias Current
Reference Voltage Output
Output Compliance
Digital Input Capacitance
conditions
V
DD
= 5.25V, T
A
= 0°C
V
DD
= 5.25V, T
A
= 0°C
Min
typ
Max
125
655
units
mA
mW
kΩ
pF
µA
µA
µA
V
V
pF
CDK3402/CDK3403
8-bit, 100/150MSPS, Triple Video DACs
100
I
OUT
= 0mA
V
DD
= 5.25V, V
IN
= 2.4V
V
DD
= 5.25V, V
IN
= 0.4V
0
1.235
Referred to V
DD
-0.4
0
4
+1.5
10
30
-5
5
±100
notes:
1. 100% tested at 25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.
Switching Characteristics
(T
A
= 25°C, V
DD
= +5V, V
REF
= 1.235V, R
L
= 37.5Ω, R
REF
= 590Ω; unless otherwise noted)
symbol
t
D
t
SKEW
t
R
t
F
notes:
1. 100% production tested at +25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.
parameter
Clock to Output Delay
Output Skew
Output Risetime
Output Falltime
conditions
V
DD
= 4.75V, T
A
= 0°C
10% to 90% of Full Scale
90% to 10% of Full Scale
Min
typ
10
1
Max
15
2
3
3
units
ns
ns
ns
ns
System Performance Characteristics
(T
A
= 25°C, V
DD
= +5V, V
REF
= 1.235V, R
L
= 37.5Ω, R
REF
= 590Ω; unless otherwise noted)
symbol
INL
DNL
E
DM
PSRR
notes:
1. 100% production tested at +25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.
parameter
Integral Linearity Error
Differential Linearity Error
DAC to DAC Matching
Power Supply Rejection Ratio
conditions
Min
typ
±0.2
±0.2
5
Max
±0.3
±0.3
10
0.05
units
%/FS
%/FS
%
%/%
Rev 1B
©2008 CADEKA Microcircuits LLC
www.cadeka.com
4
Data Sheet
Table 1. Output Voltage vs. Input Code, SYNC and BLANK, V
REF
= 1.235V, R
REF
= 590Ω, R
L
= 37.5Ω
rGB7-0 (MsB…lsB)
Blue anD reD
sYnc
BlanK
V
out
sYnc
Green
BlanK
V
out
1111 1111
1111 1111
1111 1110
1111 1101
•
•
0000 0000
1111 1111
•
•
0000 0010
0000 0001
0000 0000
0000 0000
XXXX XXXX
XXXX XXXX
XXXX XXXX
X
X
X
X
•
•
X
X
•
•
X
X
X
X
X
X
X
1
1
1
1
•
•
1
1
•
•
1
1
1
1
0
0
1
0.7140
0.7140
0.7134
0.7127
•
•
0.3843
0.3837
•
•
0.0553
0.0546
0.0540
0.0540
0.0000
0.0000
valid
1
0
1
1
•
•
1
1
•
•
1
1
1
0
1
0
0
1
1
1
1
•
•
1
1
•
•
1
1
1
1
0
0
1
1.0000
0.7140
0.9994
0.9987
•
•
0.6703
0.6697
•
•
0.3413
0.3406
0.3400
0.054
0.2860
0.0000
valid
CDK3402/CDK3403
8-bit, 100/150MSPS, Triple Video DACs
t
PWL
CLK
t
PWH
1/fs
t
s
Pixel Data
and Controls
Data N
t
H
Data N+1
Data N+2
Rev 1B
3%/FS
90%
tSET
tF
10%
tR
tD
OUTPUT
50%
Figure 1. CDK3402/3403 Timing Diagram
©2008 CADEKA Microcircuits LLC
www.cadeka.com
5
Electronics Design Contest
京公网安备 11010802033920号
EEWORLD
