CAT5409WI-50 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> converter> CAT5409WI-50

CAT5409WI-50: DescriptionQuad Digitally Programmable Potentiometers (DPP⑩) with 64 Taps and IC Interface; CategoryAnalog mixed-signal IC converter; File Size292KB，16 Pages; ManufacturerCatalyst; Websitehttp://www.catalyst-semiconductor.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

CAT5409WI-50 Overview

Quad Digitally Programmable Potentiometers (DPP⑩) with 64 Taps and IC Interface

CAT5409WI-50 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Catalyst
Parts packaging code	SOIC
package instruction	SOP, SOP24,.4
Contacts	24
Reach Compliance Code	unknow
ECCN code	EAR99
control interface	2-WIRE SERIAL
Converter type	DIGITAL POTENTIOMETER
JESD-30 code	R-PDSO-G24
JESD-609 code	e3
length	15.4 mm
Humidity sensitivity level	1
Number of functions	4
Number of positions	64
Number of terminals	24
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP24,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260
power supply	3/5 V
Certification status	Not Qualified
resistance law	LINEAR
Maximum resistor tolerance	20%
Maximum resistor terminal voltage	5 V
Minimum resistor terminal voltage
Maximum seat height	2.65 mm
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Nominal temperature coefficient	300 ppm/°C
Temperature level	INDUSTRIAL
Terminal surface	MATTE TIN
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
Nominal total resistance	50000 Ω
width	7.5 mm

Preview

Download Datasheet

View All

CAT5409

Quad Digitally Programmable Potentiometers

(DPP™) with 64 Taps and I²C Interface

FEATURES

Four linear taper digitally programmable

potentiometers

64 resistor taps per potentiometer

End to end resistance 2.5kΩ, 10kΩ, 50kΩ or

100kΩ

I²C interface

Low wiper resistance, typically 80Ω

Four non-volatile wiper settings for each

potentiometer

Recall of saved wiper settings at power-up

2.5 to 6.0 volt operation

Standby current less than 1µA

1,000,000 nonvolatile WRITE cycles

100 year nonvolatile memory data retention

24-lead SOIC and 24-lead TSSOP

Write protection for data register

For Ordering Information details, see page 15.

DESCRIPTION

The CAT5409 is four Digitally Programmable

Potentiometers (DPP™) integrated with control logic

and 16 bytes of NVRAM memory.

A separate 6-bit control register (WCR) independently

controls the wiper tap position for each DPP.

Associated with each wiper control register are four

6-bit non-volatile memory data registers (DR) used for

storing up to four wiper settings. Writing to the wiper

control register or any of the non-volatile data

registers is via a I²C serial bus. On power-up, the

contents of the first data register (DR0) for each of the

four potentiometers is automatically loaded into its

respective wiper control register (WCR).

¯¯¯

The Write Protection (WP) pin protects against

inadvertent programming of the data register.

The CAT5409 can be used as a potentiometer or as a

two terminal, variable resistor. It is intended for circuit

level or system level adjustments in a wide variety of

applications.

FUNCTIONAL DIAGRAM

PIN CONFIGURATION

SOIC (W)

SDA

GND

24 WP

23 A

22 R

21 R

20 R

19 V

18 NC

17 R

16 R

15 R

14 A

13 NC

SDA

TSSOP (Y)

24 NC

23 R

22 R

21 R

20 A

19 NC

18 A

17 SCL

16 R

15 R

14 R

13 NC

SCL

SDA

I²C BUS

INTERFACE

WIPER CONTROL

REGISTERS

CONTROL LOGIC

NONVOLATILE

DATA

REGISTERS

SCL 11

GND 12

Characteristics subject to change without notice

Doc. No. MD-2010 Rev. K

CAT5409WI-50 Related Products

	CAT5409WI-50	CAT5409	CAT5409_08	CAT5409WI-25	CAT5409WI-10	CAT5409YI-50	CAT5409YI-25	CAT5409YI-10	CAT5409YI-00	CAT5409WI-00
Description	Quad Digitally Programmable Potentiometers (DPP⑩) with 64 Taps and IC Interface	Quad Digitally Programmable Potentiometers (DPP⑩) with 64 Taps and IC Interface	Quad Digitally Programmable Potentiometers (DPP⑩) with 64 Taps and IC Interface	Quad Digitally Programmable Potentiometers (DPP⑩) with 64 Taps and IC Interface	Quad Digitally Programmable Potentiometers (DPP⑩) with 64 Taps and IC Interface	Quad Digitally Programmable Potentiometers (DPP⑩) with 64 Taps and IC Interface	Quad Digitally Programmable Potentiometers (DPP⑩) with 64 Taps and IC Interface	Quad Digitally Programmable Potentiometers (DPP⑩) with 64 Taps and IC Interface	Quad Digitally Programmable Potentiometers (DPP⑩) with 64 Taps and IC Interface	Quad Digitally Programmable Potentiometers (DPP⑩) with 64 Taps and IC Interface
Is it Rohs certified?	conform to	-	-	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Maker	Catalyst	-	-	Catalyst	Catalyst	Catalyst	Catalyst	Catalyst	Catalyst	Catalyst
Parts packaging code	SOIC	-	-	SOIC	SOIC	TSSOP	TSSOP	TSSOP	TSSOP	SOIC
package instruction	SOP, SOP24,.4	-	-	SOP, SOP24,.4	SOP, SOP24,.4	TSSOP, TSSOP24,.25	TSSOP, TSSOP24,.25	TSSOP, TSSOP24,.25	TSSOP, TSSOP24,.25	SOP, SOP24,.4
Contacts	24	-	-	24	24	24	24	24	24	24
Reach Compliance Code	unknow	-	-	unknow	unknow	unknow	unknow	unknow	unknow	unknow
ECCN code	EAR99	-	-	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
control interface	2-WIRE SERIAL	-	-	2-WIRE SERIAL	2-WIRE SERIAL	2-WIRE SERIAL	2-WIRE SERIAL	2-WIRE SERIAL	2-WIRE SERIAL	2-WIRE SERIAL
Converter type	DIGITAL POTENTIOMETER	-	-	DIGITAL POTENTIOMETER	DIGITAL POTENTIOMETER	DIGITAL POTENTIOMETER	DIGITAL POTENTIOMETER	DIGITAL POTENTIOMETER	DIGITAL POTENTIOMETER	DIGITAL POTENTIOMETER
JESD-30 code	R-PDSO-G24	-	-	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24
JESD-609 code	e3	-	-	e3	e3	e3	e3	e3	e3	e3
length	15.4 mm	-	-	15.4 mm	15.4 mm	7.8 mm	7.8 mm	7.8 mm	7.8 mm	15.4 mm
Humidity sensitivity level	1	-	-	1	1	1	1	1	1	1
Number of functions	4	-	-	4	4	4	4	4	4	4
Number of positions	64	-	-	64	64	64	64	64	64	64
Number of terminals	24	-	-	24	24	24	24	24	24	24
Maximum operating temperature	85 °C	-	-	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-	-	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	-	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	-	-	SOP	SOP	TSSOP	TSSOP	TSSOP	TSSOP	SOP
Encapsulate equivalent code	SOP24,.4	-	-	SOP24,.4	SOP24,.4	TSSOP24,.25	TSSOP24,.25	TSSOP24,.25	TSSOP24,.25	SOP24,.4
Package shape	RECTANGULAR	-	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	-	-	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260	-	-	260	260	260	260	260	260	260
power supply	3/5 V	-	-	3/5 V	3/5 V	3/5 V	3/5 V	3/5 V	3/5 V	3/5 V
Certification status	Not Qualified	-	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
resistance law	LINEAR	-	-	LINEAR	LINEAR	LINEAR	LINEAR	LINEAR	LINEAR	LINEAR
Maximum resistor tolerance	20%	-	-	20%	20%	20%	20%	20%	20%	20%
Maximum resistor terminal voltage	5 V	-	-	5 V	5 V	5 V	5 V	5 V	5 V	5 V
Maximum seat height	2.65 mm	-	-	2.65 mm	2.65 mm	1.1 mm	1.1 mm	1.1 mm	1.1 mm	2.65 mm
Nominal supply voltage	5 V	-	-	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	-	-	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	-	-	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Nominal temperature coefficient	300 ppm/°C	-	-	300 ppm/°C	300 ppm/°C	300 ppm/°C	300 ppm/°C	300 ppm/°C	300 ppm/°C	300 ppm/°C
Temperature level	INDUSTRIAL	-	-	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	MATTE TIN	-	-	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN
Terminal form	GULL WING	-	-	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	-	-	1.27 mm	1.27 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	1.27 mm
Terminal location	DUAL	-	-	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	40	-	-	40	40	40	40	40	40	40
Nominal total resistance	50000 Ω	-	-	2500 Ω	10000 Ω	50000 Ω	2500 Ω	10000 Ω	100000 Ω	100000 Ω
width	7.5 mm	-	-	7.5 mm	7.5 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm	7.5 mm

Recommended Resources

Integrated voltage regulator application circuit commonly used in automobiles 03

High quality field effect tube regulator circuit diagram

Broadband bipolar high-pass filter

Hualing DXW-65A dual-function electronic disinfection cabinet circuit diagram

Multiply by 10 phase locked loop circuit diagram

845E computer motherboard circuit diagram_41

After the layer is locked, Blt returns DDERR_SURFACEBUSY. Who returns it?: Is there any lock when executing Blt? If yes, where is it added? There is no lock in HalBlt. When the layer is locked, the Blt operation directly returns DDERR_SURFACEBUSY without entering HalBlt oper...; friday505 Embedded System

msp430 is easy to use: Still using arm?[[i]This post was last edited by shzps on 2012-5-17 17:57[/i]]...; shzps Microcontroller MCU

Design and production of "voice song request station" based on Raspberry Pi: "Open source hardware" refers to "computer and electronic hardware designed in the same way as free and open source software". Currently, the more popular open source hardware is Arduino, Raspberry Pi...; 他们逼我做卧底 Robotics Development

EMC/EMI Problems in LED Power Supply Design: [color=#000]Electromagnetic compatibility (EMC) is the study of the generation, propagation and reception of unexpected electromagnetic energy in electricity, as well as the harmful effects caused by ...; qwqwqw2088 Power technology

Friends who have used ARM to do CAN data transmission, please help me: I use sensors to collect data, and after A/D conversion, I use CAN to send the processed data. [/size] [size=18px]The data I collected is converted into a data range of 0.00 to 999. I extract the valu...; hgdyulei ARM Technology

How to transfer FPGA engineering designs to encryption: 1. The first method is to use incremental compilation, treat your own design as a submodule or partition, and generate a QXP file after the design is completed and pass it to the partner. For the spec...; eeleader FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components