54122-412-40-1000 datasheet, PDF

54122-412-40-1000: DescriptionBoard Stacking Connector, 40 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-412-40-1000 Overview

Board Stacking Connector, 40 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.394 inch
body length	4 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	TIN LEAD OVER NICKEL (50)
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	40
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

DDR2 wiring rules: Overlay settings:1. The same group of data lines and their corresponding DQ STROBE lines, such as DQ[7:0], DM0 and DQS0, DQS0#, should be laid out on the same layer to reduce signal skew.2. The refere...; littlebadbay PCB Design

Year-end bonuses revealed, some are surprises, some are shocks (reposted): [size=4][color=red]The year-end is just around the corner. These days, people are most concerned about the year-end bonus. The first thing they ask when they meet is, "Have you given out your year-end...; kemasz Talking

EEWORLD University Hall ---- Innovation of general-purpose operational amplifier and comparator chip: Innovation of general-purpose op amp and comparator chips : https://training.eeworld.com.cn/course/5674...; hi5 Analog electronics

Where can I download Bluecore Persistent Store?: As title...; fan Embedded System

Infrared remote control decoding: Infrared remote control decoding...; linming123 Analogue and Mixed Signal

GSM teaches you how to use PlanAhead for I/O Pin Planning: Brothers and sisters have a lot of resistance to using PlanAhead, in fact, it is because they do not understand the powerful functions of PlanAhead. Now I want to share with you the tools used in Xili...; 北斗神猴 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components