EEWORLDEEWORLDEEWORLD

Part Number

Search

88813-411LF

Description
Board Connector, 11 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size324KB,4 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

88813-411LF Overview

Board Connector, 11 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal, LEAD FREE

88813-411LF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationTIN (100) OVER NICKEL
Contact completed and terminatedTIN (100) OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number88813
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts11
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:BA
STATUS:
Released
Printed: Apr 20, 2011
.
I would like to ask you: The device under wince does not support overlapping IO? What is overlapping IO? ?
As the title says: Does it mean full duplex?...
naphu Embedded System
【Talk about DSP】Share my DSP development experience
[align=left][font=楷体,楷体_GB2312][size=4][color=red]I am very interested in the DSP essay solicitation activity! It has been almost a week since the activity started, but no one has participated. Is eve...
37°男人 DSP and ARM Processors
FPGA simulation and hardware debugging results
I use FPGA to run an ARM soft core and test a program to light up an LED. The simulation result is consistent with what I want (the top LED port has output), but after downloading it to the FPGA devel...
roc2 FPGA/CPLD
How to use design language to implement circuits and increase circuit speed?
1. Use parallel structure. Use pipeline method; 2. Use full synchronization design; 3. Use CASE statement instead of IF with priority ....ELSIF ....ELSIF...
eeleader FPGA/CPLD
When using 430 to calculate trigonometric functions, is there any library function available that can be used directly for calculation?
When using 430 to calculate trigonometric functions, is there any library function available that can be used directly for calculation?...
chilezhima Microcontroller MCU
The circuit board failed the EMC certification, and the signal is unstable! Why can I just add a small return capacitor?
In high-speed PCB design, the requirements for EMI and EMC are very high. In the design, it is impossible for humans to perfectly solve EMC and EMI problems. We can only grasp some methods in the deta...
ohahaha PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2351  2376  1817  747  2091  48  37  16  43  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号