8614-00-14-1-L0-6-LF datasheet, PDF

8614-00-14-1-L0-6-LF: DescriptionBoard Connector, 14 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal, LEAD FREE; CategoryThe connector The connector; File Size87KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

8614-00-14-1-L0-6-LF Overview

Board Connector, 14 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal, LEAD FREE

Parameter Name	Attribute value
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30)
Contact completed and terminated	GOLD (30)
Contact point gender	MALE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	8614
Mixed contacts	NO
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	1
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	14
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:D

STATUS:

Released

Printed: Apr 22, 2010

Confused about the problem of connecting two different MOS tubes in parallel in the circuit diagram...: [align=left][color=#333333][font=Arial, Microsoft YaHei][size=14px]I am learning an LED shutdown circuit. The circuit uses a MOS switch to shut off the negative pole of the LED. I have a few questions...; flinstone Power technology

6657Statically configure serial port general interrupt in sys/bios: [i=s] This post was last edited by niguangyixia on 2018-12-5 10:41[/i] [font="][size=14px]Help needed:[/size][/font] [font="][size=14px]The serial port interrupts of routine 6657 have been adjusted by...; niguangyixia DSP and ARM Processors

Signals crossing two clock domains: A signal to another clock domainLet's say a signal from clkA domain is needed in clkB domain. It needs to be "synchronized" to clkB domain, so we want to build a "synchronizer" design, which takes a s...; eeleader FPGA/CPLD

ALTERA DDR2 IP customization problem (local_init_done): I used CYCLONEIII chip, customized DDR2 IP core, and then used SINALTAP to capture signals directly. I found that the reason for the failure to read and write was that local_init_done was always low, ...; zht24kobe FPGA/CPLD

Cyclone V official Chinese data sheet collection: [i=s]This post was last edited by eXiaoqiang2013 on 2015-11-29 22:58[/i] [color=#999999]Cyclone V Series Chinese Datasheet, official Chinese datasheet collection, with bookmarks. Contains three volume...; e小强2013 FPGA/CPLD

"Design and Application Examples of Single Chip Microcomputer Fuzzy Control System": The knowledge of "Design and Application Examples of Single-Chip Microcomputer Fuzzy Control Systems" will never be out of date. Let's make progress together. Come on!...; cuizhihao MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components