(max) defines a read cycle. Read access time is measured
from the latter of Device Enable, Output Enable, or valid address
to valid data output.
SRAM Read Cycle 1, the Address Access in figure 3a, is
initiated by a change in address inputs while the chip is enabled
with G asserted and Wn deasserted. Valid data appears on data
outputs DQ(7:0) after the specified t
AVQV
is satisfied. Outputs
remain active throughout the entire cycle. As long as Device
Enable and Output Enable are active, the address inputs may
change at a rate equal to the minimum read cycle time (t
AVAV
).
SRAM read Cycle 2, the Chip Enable - Controlled Access in
figure 3b, is initiated by En going active while G remains
asserted, Wn remains deasserted, and the addresses remain
stable for the entire cycle. After the specified t
ETQV
is satisfied,
the eight-bit word addressed by A(18:0) is accessed and appears
at the data outputs DQ(7:0).
SRAM read Cycle 3, the Output Enable - Controlled Access in
figure 3c, is initiated by G going active while En is asserted, Wn
is deasserted, and the addresses are stable. Read access time is
t
GLQV
unless t
AVQV
or t
ETQV
have not been satisfied.
2
WRITE CYCLE
A combination of Wn less than V
IL
(max) and En less than
V
IL
(max) defines a write cycle. The state of G is a “don’t care”
for a write cycle. The outputs are placed in the high-impedance
state when either G is greater than V
IH
(min), or when Wn is less
than V
IL
(max).
Write Cycle 1, the Write Enable-controlled Access is defined by
a write terminated by Wn going high, with En still active. The
write pulse width is defined by t
WLWH
when the write is initiated
by Wn, and by t
ETWH
when the write is initiated by En. Unless
the outputs have been previously placed in the high-impedance
state by G, the user must wait t
WLQZ
before applying data to the
nine bidirectional pins DQ(7:0) to avoid bus contention.
Write Cycle 2, the Chip Enable-controlled Access is defined by
a write terminated by the latter of En going inactive. The write
pulse width is defined by t
WLEF
when the write is initiated by
Wn, and by t
ETEF
when the write is initiated by the En going
active. For the Wn initiated write, unless the outputs have been
previously placed in the high-impedance state by G, the user
must wait t
WLQZ
before applying data to the eight bidirectional
pins DQ(7:0) to avoid bus contention.
TYPICAL RADIATION HARDNESS
The UT9Q512K32 SRAM incorporates features which allows
operation in a limited radiation environment.
Table 2. Radiation Hardness
Design Specifications
1
Total Dose
Heavy Ion
Error Rate
2
50
<1E-8
krad(Si)
Errors/Bit-Day
Notes:
1. The SRAM will not latchup during radiation exposure under recommended
operating conditions.
2. 90% worst case particle environment, Geosynchronous orbit, 100 mils of
Aluminum.
3
ABSOLUTE MAXIMUM RATINGS
1
(Referenced to V
SS
)
SYMBOL
V
DD
V
I/O
T
STG
P
D
T
J
Θ
JC
I
I
PARAMETER
DC supply voltage
Voltage on any pin
Storage temperature
Maximum power dissipation
Maximum junction temperature
2
Thermal resistance, junction-to-case
3
DC input current
LIMITS
-0.5 to 7.0V
-0.5 to 7.0V
-65 to +150°C
1.0W (per byte)
+150°C
10°C/W
±
10 mA
Notes:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device
at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability and performance.
2. Maximum junction temperature may be increased to +175°C during burn-in and steady-static life.
3. Test per MIL-STD-883, Method 1012.
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
DD
T
C
V
IN
PARAMETER
Positive supply voltage
Case temperature range
DC input voltage
LIMITS
4.5 to 5.5V
-40 to +125°C
0V to V
DD
4
DC ELECTRICAL CHARACTERISTICS (Pre/Post-Radiation)*
(-40°C to +125°C) (V
DD
= 5.0V + 10%)
SYMBOL
V
IH
V
IL
V
OL1
V
OL2
V
OH1
V
OH2
C
IN1
C
IO1
I
IN
I
OZ
PARAMETER
High-level input voltage
Low-level input voltage
Low-level output voltage
Low-level output voltage
High-level output voltage
High-level output voltage
Input capacitance
Bidirectional I/O capacitance
Input leakage current
Three-state output leakage current
(TTL)
(TTL)
I
OL
= 8mA, V
DD
=4.5V (TTL)
I
OL
= 200µA,V
DD
=4.5V (CMOS)
I
OH
= -4mA,V
DD
=4.5V (TTL)
I
OH
= 200µA,V
DD
=4.5V (CMOS)
ƒ
= 1MHz @ 0V
ƒ
= 1MHz @ 0V
V
IN
= V
DD
and V
SS,
V
DD
= V
DD
(max)
V
O
= V
DD
and V
SS
V
DD
= V
DD
(max)
G = V
DD
(max)
I
OS2, 3
I
DD
(OP)
Short-circuit output current
V
DD
= V
DD
(max), V
O
= V
DD
V
DD
= V
DD
(max), V
O
= 0V
Inputs: V
IL
= 0.8V,
V
IH
= 2.0V
I
OUT
= 0mA
V
DD
= V
DD
(max)
Inputs: V
IL
= 0.8V,
V
IH
= 2.0V
I
OUT
= 0mA
V
DD
= V
DD
(max)
Inputs: V
IL
= V
SS
I
OUT
= 0mA
E1 = V
DD
- 0.5, V
DD
= V
DD
(max)
V
IH
= V
DD
- 0.5V
-40°C and
25°C
125°C
-90
90
mA
-2
-2
2.4
3.0
32
16
2
2
CONDITION
MIN
2.0
0.8
0.4
0.08
MAX
UNIT
V
V
V
V
V
V
pF
pF
µA
µA
Supply current operating
@ 1MHz
(per byte)
125
mA
I
DD1
(OP)
Supply current operating
@40MHz
(per byte)
180
mA
I
DD2
(SB)
Supply current standby
@0MHz
(per byte)
6
mA
12
mA
Notes:
* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.
1. Measured only for initial qualification and after process or design changes that could affect input/output capacitance.
2. Supplied as a design limit but not guaranteed or tested.
3. Not more than one output may be shorted at a time for maximum duration of one second.
Developed based on embedded chipsProject budget:￥ 100,000~200,000
Development cycle: 99 days
Project Category: Embedded
Bidding requirements:Project Tags:HD player, naked eye 3DProject Description:
1....
[font=微软雅黑][size=3] On October 7, at a press conference held by the Royal Swedish Academy of Sciences, the permanent secretary of the Royal Swedish Academy of Sciences, Mark Norman, announced that the...
Most security monitoring equipment is in working and recording state for a long time. When the environment is static, the equipment's work and recording consume power and occupy hard disk space. The a...
[i=s]This post was last edited by wgsxsm on 2014-8-25 14:26[/i] It just so happens that the company uses a Sharp memory screen, which has 128*128 pixels and is also 1.3 inches. I recently saw the very...
Reflow soldering, a common soldering method in modern electronics manufacturing, primarily melts solder paste and pads to form solder joints. With technological advancements, soldering equipment ha...[Details]
According to foreign media reports, secondary battery materials company POSCO Future M announced that it has successfully developed two experimental (prototype) positive electrode materials for the...[Details]
On August 21, WeRide officially launched WePilot AiDrive, a one-stage end-to-end assisted driving solution developed in cooperation with Bosch. This comes only half a year after the two parties' "t...[Details]
This paper proposes a temperature real-time transmission and display solution based on LED optical data transmission, with Jingwei Yager low-power FPGA HR (Yellow River) series as the main controll...[Details]
Overview
As handheld voice communication devices become more and more popular, they are increasingly used in noisy environments, such as airports, busy roads, crowded bars, etc. In such noisy ...[Details]
On August 20, Geely announced its focus on "One Cockpit". Through a unified AI OS architecture, a unified AI Agent, and a unified user ID, it will achieve an All-in-One AI cockpit, create the first...[Details]
Intel®
Xeon®
6
-
core processors now support the new Amazon EC2 R8i and R8i-flex instances on Amazon Web Services (AWS).
These new instances offer superior performance and fast...[Details]
The difference between a series inverter and a parallel inverter is that they use different oscillation circuits. A series inverter connects L, R, and C in series, while a parallel inverter connect...[Details]
Preface
Low-voltage motors are widely used in nonferrous metallurgical plants. Their abnormal operation not only impacts normal production but can also threaten human life. Therefore, providin...[Details]
A pure sine wave inverter has a good output waveform with very low distortion, and its output waveform is essentially the same as the AC waveform of the mains power grid. In fact, the AC power prov...[Details]
Civilian internal combustion engines operate in the range of approximately 1000-4000 rpm. This results in the engine's kinetic energy being ineffective at low or high rpm, making starting difficult...[Details]
Wearable technology is taking off, with applications evolving rapidly, from smartwatches to fitness trackers and even smart wigs! Bluetooth Smart is at the center of this revolution. This is the se...[Details]
0 Introduction
DVI (Digital Visual Interface) is a hot topic in current digital display research and application. Video processing technologies for DVI output not only address issues such as h...[Details]
As the electric vehicle industry continues to surge in today's society, while people are concerned about the appearance and interior of new energy vehicles, they are also concerned about the classi...[Details]
While aberration theory is a vast subject, a basic understanding of some fundamental concepts can make it easier to understand: spherical aberration, astigmatism, field curvature, and chromatic abe...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
