50748-172EA datasheet, PDF - EEWORLD Datasheet

50748-172EA: DescriptionBoard Connector, 288 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Receptacle; CategoryThe connector The connector; File Size296KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

50748-172EA Overview

Board Connector, 288 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Receptacle

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
Is Samacsys	N
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30)
Contact completed and terminated	TIN LEAD
Contact point gender	FEMALE
Contact material	BERYLLIUM COPPER
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	50748
Mixed contacts	NO
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	4
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	288
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:G

STATUS:

Released

Printed: Feb 10, 2006

Solution to gedit not working in Ubuntu: Solution to gedit not working in UbuntuCategory: LINUXAfter su root, the gedit command cannot be used. As shown in the figure:jerry@jerry:~$ su rootpassword:root@jerry:/home/jerry# lsDesktop linux-2.6...; regove Linux and Android

CC2530 Download Board/Base: The project requires that the program cannot be downloaded on the product board, so it must be downloaded before welding. Therefore, I am looking for a CC2530/pin40 base. I would like to ask for advic...; DILIDILI RF/Wirelessly

About btfss and btfsc instructions: As shown in the figure, why the program can only display one number and not two numbers alternately....; windirection Microchip MCU

The clock clk is generated by the input a and b AND gate. How to program it as the clock signal of the D flip-flop in VHDL?: The clock clk is generated by the AND gate of input quantities a and b. How to program it as the clock signal of the D flip-flop in VHDL? It seems that clk cannot be defined as a variable or signal ty...; wuweiliang FPGA/CPLD

Rail pressure sensor: Have you ever made this product? Please share your experience....; zhaochong110 Sensor

Trapezoidal Control of Brushless DC (BLDC) Motors Using Hall Effect Sensors Application Report: ...; fish001 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components