EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F0323502QUX

Description
Standard SRAM, 512KX8, 15ns, CMOS, CDFP36, CERAMIC, DFP-36
Categorystorage    storage   
File Size231KB,23 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962F0323502QUX Overview

Standard SRAM, 512KX8, 15ns, CMOS, CDFP36, CERAMIC, DFP-36

5962F0323502QUX Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionDFP,
Reach Compliance Codeunknown
Is SamacsysN
Maximum access time15 ns
Other featuresIT CAN ALSO OPERATE AT 3.3V
JESD-30 codeR-CDFP-F36
JESD-609 codee0/e4
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals36
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
organize512KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
Parallel/SerialPARALLEL
Certification statusQualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height3.048 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceTIN LEAD/GOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose300k Rad(Si) V
width14.732 mm
Base Number Matches1
Standard Products
UT8R512K8 512K x 8 SRAM
Data Sheet
March 2009
www.aeroflex.com/memories
FEATURES
15ns maximum access time
Asynchronous operation for compatibility with industry-
standard 512K x 8 SRAMs
CMOS compatible inputs and output levels, three-state
bidirectional data bus
- I/O Voltage 3.3 volts, 1.8 volt core
Operational environment:
- Intrinsic total-dose: 300K rad(Si)
- SEL Immune >100 MeV-cm
2
/mg
- LET
th
(0.25): 53.0 MeV-cm
2
/mg
- Memory Cell Saturated Cross Section 1.67E-7cm
2
/bit
- Neutron Fluence: 3.0E14n/cm
2
- Dose Rate
- Upset 1.0E9 rad(Si)/sec
- Latchup >1.0E11 rad(Si)/sec
Packaging options:
- 36-lead ceramic flatpack (3.762 grams)
Standard Microcircuit Drawing 5962-03235
- QML Q & Vcompliant part
INTRODUCTION
The UT8R512K8 is a high-performance CMOS static RAM
organized as 524,288 words by 8 bits. Easy memory expansion
is provided by active LOW and HIGH chip enables (E1, E2), an
active LOW output enable (G), and three-state drivers. This
device has a power-down feature that reduces power
consumption by more than 90% when deselected.
Writing to the device is accomplished by taking chip enable one
(E1) input LOW, chip enable two (E2) HIGH and write enable
(W) input LOW. Data on the eight I/O pins (DQ0 through DQ7)
is then written into the location specified on the address pins
(A0 through A18). Reading from the device is accomplished by
taking chip enable one (E1) and output enable (G) LOW while
forcing write enable (W) and chip enable two (E2) HIGH. Under
these conditions, the contents of the memory location specified
by the address pins will appear on the I/O pins.
The eight input/output pins (DQ0 through DQ7) are placed in a
high impedance state when the device is deselected (E1 HIGH
or E2 LOW), the outputs are disabled (G HIGH), or during a
write operation (E1 LOW, E2 HIGH and W LOW).
INPUT
DRIVER
TOP/BOTTOM
DECODER
INPUT
DRIVERS
A(18:0)
BLOCK
DECODER
INPUT
DRIVERS
ROW
DECODER
MEMORY
ARRAY
INPUT
DRIVERS
COLUMN
DECODER
COLUMN
I/O
DATA
WRITE
CIRCUIT
INPUT
DRIVERS
DQ(7:0)
E1
E2
G
W
CHIP ENABLE
DATA
READ
CIRCUIT
OUTPUT
DRIVERS
OUTPUT ENABLE
WRITE ENABLE
Figure 1. UT8R512K8 SRAM Block Diagram
1
Take a look at the PCB board handmade by an electronics expert.
Take a look at the PCB board handmade by an electronics expert.Washing the board with chopsticks. I don’t know who in the forum is still corroding circuit boards. It’s quite interesting....
qwqwqw2088 Power technology
The results of FFT library function calls and C program calculations are different
Dear experts, I recently completed my graduation project and found that the calculation results of the FFT function library and the C code of the 5416 chip are different. There is a two-fold relations...
xmutjackey DSP and ARM Processors
Verilog Super Detailed Tutorial
Verilog Super Detailed Tutorial...
chensi010614 FPGA/CPLD
Previous Electronic Design Competition Topics (2001-2007)
[i=s]This post was last edited by paulhyde on 2014-9-15 09:27[/i] If you need it, you can post a few papers for study! ~!...
sunshine0410 Electronics Design Contest
Stepper Motor
[local]1[/local]...
15075018luerdu MCU
How to learn wince? What should I learn? And can I use .Net's C# to do it?
I envy those who develop wince. I have never been in contact with wince, so I have many questions. Please tell me if you have experience or knowledge. Thank you. I am a web developer using c#. Now I w...
goo128 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1726  1637  372  1008  702  35  33  8  21  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号