87571-866HLF datasheet, PDF - EEWORLD Datasheet

87571-866HLF: DescriptionBoard Connector, 66 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE; CategoryThe connector The connector; File Size618KB，7 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

87571-866HLF Overview

Board Connector, 66 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (15) OVER NICKEL
Contact completed and terminated	GOLD (15) OVER NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	87571
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	66
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:CU

STATUS:

Released

Printed: Dec 05, 2007

Simple fast short circuit protection circuit.jpg: [i=s] This post was last edited by paulhyde on 2014-9-15 09:38 [/i] Simple fast short circuit protection circuit...; zhshmzd123654 Electronics Design Contest

Ask, microcontroller interrupt: How do I set up a timer interrupt? How do I set up a random IO port as an interrupt pin?...; 不过机子 51mcu

How is I2>>IB derived in the DC path of the voltage divider bias circuit?: In the DC path of the voltage divider bias circuit, the book says that the current I2 on the bias resistor R2 is much larger than the base current IB, that is, I2>>IB. How is this derived?...; Erespreciosa Embedded System

Two problems encountered when running MIG layout and routing simulation: unable to call the signal line under the module and not recognizing the DDR behavior model: The background is to control the DDR SDRAM controller generated by MIG. The test environment is as follows: the top layer is TESTBENCH written by me, and there are two models under the top layer, one ...; zhj1985 FPGA/CPLD

Problems encountered in debugging Pingtouge's scenario-based Bluetooth Mesh: [i=s]This post was last edited by littleshrimp on 2021-10-30 14:14[/i]Today, I am preparing to connect the module to the network according to the Bluetooth MESH Gateway Development Board Quick Start G...; littleshrimp Domestic Chip Exchange

A question about the amplification factor of triode: I would like to ask a question about the amplification factor of a transistor . In practical applications, the voltage amplification factor β of a transistor is uncertain, so how can we know the actua...; beandy Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components