Active Delay Line, 1-Func, 10-Tap, True Output, TTL, THROUGH HOLE, MODULE-14/13
| Parameter Name | Attribute value |
| Maker | Engineered Components Co. |
| Parts packaging code | DIP |
| package instruction | QIP, |
| Contacts | 13 |
| Reach Compliance Code | unknown |
| Is Samacsys | N |
| Other features | INPUT TO 1ST TAP DELAY = 6NS; TYP. ICC = 45MA; MAX RISE TIME CAPTURED |
| series | F |
| JESD-30 code | R-XDIP-P13 |
| Logic integrated circuit type | ACTIVE DELAY LINE |
| Number of functions | 1 |
| Number of taps/steps | 10 |
| Number of terminals | 13 |
| Maximum operating temperature | 70 °C |
| Minimum operating temperature | |
| Output polarity | TRUE |
| Package body material | UNSPECIFIED |
| encapsulated code | QIP |
| Package shape | RECTANGULAR |
| Package form | IN-LINE |
| programmable delay line | NO |
| Certification status | Not Qualified |
| Maximum seat height | 6.35 mm |
| Maximum supply voltage (Vsup) | 5.25 V |
| Minimum supply voltage (Vsup) | 4.75 V |
| Nominal supply voltage (Vsup) | 5 V |
| surface mount | NO |
| technology | TTL |
| Temperature level | COMMERCIAL |
| Terminal form | PIN/PEG |
| Terminal pitch | 2.54 mm |
| Terminal location | DUAL |
| Total delay nominal (td) | 15 ns |
| width | 7.62 mm |
| Base Number Matches | 1 |
京公网安备 11010802033920号
EEWORLD
