EEWORLDEEWORLDEEWORLD

Part Number

Search

I2784A-08SR

Description
Clock Generator, 312MHz, CMOS, PDSO8, SOIC-8
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size83KB,9 Pages
ManufacturerALSC [Alliance Semiconductor Corporation]
Download Datasheet Parametric Compare View All

I2784A-08SR Overview

Clock Generator, 312MHz, CMOS, PDSO8, SOIC-8

I2784A-08SR Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerALSC [Alliance Semiconductor Corporation]
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.9 mm
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency312 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Master clock/crystal nominal frequency78 MHz
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.91 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
®
Final Specification
Alliance Semiconductor
P2781/82/84
General Purpose EMI Reduction IC
FEATURES
Provides up to 15 dB of EMI suppression
FCC approved method of EMI attenuation
Generates a 1X, 2X, and 4X low EMI spread
spectrum clock of the input frequency
Input frequency range from 3 to 78 MHz
External loop filter for spread % adjustment
Spreading ranges from +/-0.25% to +/-5.0%
Ultra low cycle-to-cycle jitter
Zero-cycle slip
3.3V operating voltage range
10 mA output drives
TTL or CMOS compatible outputs
Ultra-low power CMOS design
Available in 8 pin SOIC and TSSOP
PRODUCT DESCRIPTION
APPLICATIONS
The P278xx is a versatile spread spectrum
frequency modulator designed specifically for
digital camera and other digital video and imaging
applications.
The
P278xx
reduces
electromagnetic interference (EMI) at the clock
source, which provides system wide reduction of
EMI of all clock dependent signals. The P278xx
allows significant system cost savings by reducing
the number of circuit board layers and shielding
that are traditionally required to pass EMI
regulations.
The P278xx uses the most efficient and optimized
modulation profile approved by the FCC.
The P278xx modulates the output of a single PLL
in order to “spread” the bandwidth of a synthesized
clock and, more importantly, decreases the peak
amplitudes of its harmonics. This results in
significantly lower system EMI compared to the
typical narrow band signal produced by oscillators
and most frequency generators. Lowering EMI by
increasing a signal’s bandwidth is called “spread
spectrum clock generation”.
The P278xx is targeted towards MFP, xDSL, fax
modem, set-top box, USB controller, DSC, and
embedded systems.
Figure 1 - Pin Diagram
X IN 1
XOUT 2
FS1
LF
3
4
P 2 7 8 X A -0 8 S
P 2 7 8 X A -0 8 T
8
7
6
5
VDD
FS0
M odO ut
VSS
Standard pin configuration offered in both
8 SOIC and TSSOP packages
FS0
VDD
X IN
1
2
3
P 2 7 8 X B -0 8 T
8
7
6
5
M odO ut
VSS
LF
FS1
XOUT 4
Alternative pin configuration available
only for 8 TSSOP package
Nov, 2002
Revision F
PulseCore – A Division of Alliance Semiconductor
3160 De La Cruz Blvd., Suite 200 • Santa Clara • CA • 95054
Tel (408) 748-6988 • Fax (408) 748-0009
http://www.pulsecore.com
1 of 9

I2784A-08SR Related Products

I2784A-08SR I2782A-08TT I2781A-08SR I2781A-08ST
Description Clock Generator, 312MHz, CMOS, PDSO8, SOIC-8 Clock Generator, 156MHz, CMOS, PDSO8, TSSOP-8 Clock Generator, 78MHz, CMOS, PDSO8, SOIC-8 Clock Generator, 78MHz, CMOS, PDSO8, SOIC-8
Is it Rohs certified? incompatible incompatible incompatible incompatible
Parts packaging code SOIC SOIC SOIC SOIC
package instruction SOP, TSSOP, SOP, SOP,
Contacts 8 8 8 8
Reach Compliance Code unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99
JESD-30 code R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8
JESD-609 code e0 e0 e0 e0
length 4.9 mm 4.4 mm 4.9 mm 4.9 mm
Number of terminals 8 8 8 8
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Maximum output clock frequency 312 MHz 156 MHz 78 MHz 78 MHz
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP TSSOP SOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Master clock/crystal nominal frequency 78 MHz 78 MHz 78 MHz 78 MHz
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.75 mm 1.1 mm 1.75 mm 1.75 mm
Maximum supply voltage 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage 3 V 3 V 3 V 3 V
Nominal supply voltage 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface TIN LEAD TIN LEAD TIN LEAD TIN LEAD
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 0.65 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 3.91 mm 3 mm 3.91 mm 3.91 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER
Base Number Matches 1 1 1 1
Maker ALSC [Alliance Semiconductor Corporation] ALSC [Alliance Semiconductor Corporation] ALSC [Alliance Semiconductor Corporation] -
C6746 Compilation error INTERNAL ERROR: no match for ASG
A C6746 project was built in CCS3.3, and the relevant registers were defined in the header file extern cregister volatile Uint32 AMR; /* Address Mode Register */ extern cregister volatile Uint32 CSR; ...
carol DSP and ARM Processors
Implementing UART with FPGA
I recently read a book and found an example of using FPGA to implement UART communication. So I tried it on my own experimental board. But there is one problem that has not been solved: my clock is 50...
heningbo FPGA/CPLD
Tell you a good habit
Click save once every 5 minutes and back up the working project folder twice each time!No matter it's software design or hardware design, or something else, anyway, once you open the software, you hav...
虚V界 Talking about work
EEWORLD University Hall----Basics of Power Electronics at Southeast University
Southeast University Power Electronics Fundamentals : https://training.eeworld.com.cn/course/4044...
老白菜 Power technology
Filter circuit
How to build a reasonable filter circuit with LM358...
lwxjy Microcontroller MCU
TT50 SMS transparent sending and receiving module
Features of TT50 SMS transparent transceiver module ●No need for users to master GSM and SMS knowledge, no need for complex programming, no need for code conversion, transparently send and receive Chi...
totopper Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 386  2572  668  2141  558  8  52  14  44  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号