EEWORLDEEWORLDEEWORLD

Part Number

Search

MC74AC32DC

Description
AC SERIES, QUAD 2-INPUT OR GATE, PDSO14, PLASTIC, SOIC-14
Categorylogic    logic   
File Size33KB,2 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

MC74AC32DC Overview

AC SERIES, QUAD 2-INPUT OR GATE, PDSO14, PLASTIC, SOIC-14

MC74AC32DC Parametric

Parameter NameAttribute value
MakerMotorola ( NXP )
Parts packaging codeSOIC
package instructionSOP,
Contacts14
Reach Compliance Codeunknown
Is SamacsysN
seriesAC
JESD-30 codeR-PDSO-G14
length8.65 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeOR GATE
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
propagation delay (tpd)7.5 ns
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width3.9 mm
Base Number Matches1

MC74AC32DC Related Products

MC74AC32DC MC74ACT32DCR1 MC74AC32NC MC74AC32DCR1 MC74ACT32DC MC74ACT32NC
Description AC SERIES, QUAD 2-INPUT OR GATE, PDSO14, PLASTIC, SOIC-14 OR Gate, ACT Series, 4-Func, 2-Input, CMOS, PDSO14, PLASTIC, SOIC-14 OR Gate, AC Series, 4-Func, 2-Input, CMOS, PDIP14, PLASTIC, DIP-14 OR Gate, AC Series, 4-Func, 2-Input, CMOS, PDSO14, PLASTIC, SOIC-14 ACT SERIES, QUAD 2-INPUT OR GATE, PDSO14, PLASTIC, SOIC-14 ACT SERIES, QUAD 2-INPUT OR GATE, PDIP14, PLASTIC, DIP-14
Maker Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP )
package instruction SOP, PLASTIC, SOIC-14 PLASTIC, DIP-14 PLASTIC, SOIC-14 SOP, DIP,
Reach Compliance Code unknown unknown unknown unknown unknown unknown
series AC ACT AC AC ACT ACT
JESD-30 code R-PDSO-G14 R-PDSO-G14 R-PDIP-T14 R-PDSO-G14 R-PDSO-G14 R-PDIP-T14
length 8.65 mm 8.65 mm 18.86 mm 8.65 mm 8.65 mm 18.86 mm
Logic integrated circuit type OR GATE OR GATE OR GATE OR GATE OR GATE OR GATE
Number of functions 4 4 4 4 4 4
Number of entries 2 2 2 2 2 2
Number of terminals 14 14 14 14 14 14
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP DIP SOP SOP DIP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE IN-LINE SMALL OUTLINE SMALL OUTLINE IN-LINE
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.75 mm 1.75 mm 4.69 mm 1.75 mm 1.75 mm 4.69 mm
Maximum supply voltage (Vsup) 6 V 6 V 6 V 6 V 6 V 6 V
Minimum supply voltage (Vsup) 2 V 2 V 2 V 2 V 2 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES NO YES YES NO
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form GULL WING GULL WING THROUGH-HOLE GULL WING GULL WING THROUGH-HOLE
Terminal pitch 1.27 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
width 3.9 mm 3.9 mm 7.62 mm 3.9 mm 3.9 mm 7.62 mm
Is Samacsys N N N N - -
Base Number Matches 1 1 1 1 - -
How to implement 89C2051 with 5 digital tubes?
A board, [color=black][font=Arial][size=10.5pt] 89C2051 directly drives 5 digital tube displays. There is no driver chip as shown in the picture. Please give me some advice on the program ideas, thank...
wrlsohu 51mcu
Is there any FPGA chip with built-in CAN protocol?
I'd like to ask you guys, are there any FPGA chips with built-in CAN protocol? If not, I want to use Verilog language to implement CAN controller module, do you have any suitable materials to recommen...
大萝卜的小蝌蚪 FPGA/CPLD
Debugging issues with sdram in NIOS II
I used SDRAM in NIOS II, but the following prompt appeared during the simulation: Error! : Failed memory access in component cpu - Unable to write data 0x18 to in valid memory address 0x1800000 Error!...
亭哥V5 FPGA/CPLD
Reminder for short message replies to old posts...
Every time I log in, I get a short message reminder. . . At first glance, they are all replies to old posts, such as posts from one or two years ago. . .After reading the function description of the f...
open82977352 Suggestions & Announcements
TTL
Why is the source current ×6 and the sink current ×3?...
初学00000001 Analog electronics
MSP430F149 MCU header file
#define TACCR1_ 0x0174 /* Timer A capture/compare register 1 */ sfrw TACCR1 = TACCR1_; What does sfrw mean in the above two lines of code? thanks....
zhengrs Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2634  531  2080  375  2032  54  11  42  8  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号