ADCMP563BCP-RL7 datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> ADCMP563BCP-RL7

ADCMP563BCP-RL7: DescriptionDUAL COMPARATOR, 10000 uV OFFSET-MAX, 0.83 ns RESPONSE TIME, PDSO20; Categorysemiconductor Analog mixed-signal IC; File Size294KB，15 Pages; ManufacturerADI; Websitehttps://www.analog.com

Download Datasheet Parametric Compare View All

ADCMP563BCP-RL7 Overview

DUAL COMPARATOR, 10000 uV OFFSET-MAX, 0.83 ns RESPONSE TIME, PDSO20

ADCMP563BCP-RL7 Parametric

Parameter Name	Attribute value
Number of functions	2
Number of terminals	20
Maximum supply/operating voltage	6 V
Maximum operating temperature	85 Cel
Minimum operating temperature	-40 Cel
Rated supply voltage	5 V
Maximum negative supply voltage	-6 V
Rated negative supply voltage	-5.2 V
Rated response time	0.8300 ns
Maximum input offset voltage	10000 mV
Processing package description	ROHS COMPLIANT, MO-137AD, QSOP-20
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
Craftsmanship	BIPOLAR
packaging shape	RECTANGULAR
Package Size	SMALL OUTLINE, SHRINK PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.6350 mm
terminal coating	MATTE TIN
Terminal location	DUAL
Packaging Materials	PLASTIC/EPOXY
Temperature level	INDUSTRIAL
Output type	O-EMT
Amplifier type	COMPARATOR
Maximum input bias current IIB	10 uA

Preview

Download Datasheet

View All

Data Sheet

FEATURES

Differential ECL-compatible outputs

700 ps propagation delay input to output

75 ps propagation delay dispersion

Input common-mode range: –2.0 V to +3.0 V

Robust input protection

Differential latch control

Internal latch pull-up resistors

Power supply rejection greater than 85 dB

700 ps minimum pulse width

1.5 GHz equivalent input rise time bandwidth

Typical output rise/fall time of 500 ps

ESD protection > 4kV HBM, >200V MM

Programmable hysteresis

Dual, High Speed ECL Comparators

ADCMP563/ADCMP564

FUNCTIONAL BLOCK DIAGRAMS

HYS*

NONINVERTING

INPUT

Q OUTPUT

ADCMP563/

ADCMP564

INVERTING

INPUT

Q OUTPUT

*ADCMP564 ONLY

Figure 1.

GND

LEA

EE 6

–INA

+INA

GND

APPLICATIONS

Automatic test equipment

High speed instrumentation

Scope and logic analyzer front ends

Window comparators

High speed line receivers

Threshold detection

Peak detection

High speed triggers

Patient diagnostics

Hand-held test instruments

Zero crossing detectors

Line receivers and signal restoration

Clock drivers

ADCMP563

BRQ

TOP VIEW

(Not to Scale)

LEB

04650-0-002

–INB

+INB

Figure 2.

ADCMP563

16-Lead QSOP

GND

LEA

EE 7

–INA

+INA

HYSA

GND

LEB

–INB

04650-0-012

ADCMP564

BRQ

TOP VIEW

(Not to Scale)

GENERAL DESCRIPTION

The

ADCMP563/ADCMP564

are high speed comparators

fabricated on Analog Devices’ proprietary XFCB process. The

devices feature a 700 ps propagation delay with less than 75 ps

overdrive dispersion. Dispersion, a measure of the difference in

propagation delay under differing overdrive conditions, is a partic-

ularly important characteristic of high speed comparators. A separate

programmable hysteresis pin is available on the

ADCMP564.

A differential input stage permits consistent propagation delay

with a wide variety of signals in the common-mode range from

−2.0 V to +3.0 V. Outputs are complementary digital signals that

are fully compatible with ECL 10 K and 10 KH logic families.

The outputs provide sufficient drive current to directly drive

transmission lines terminated in 50 Ω to −2 V. A latch input,

which is included, permits tracking, track-and-hold, or sample-

and-hold modes of operation. The latch input pins contain internal

pull-ups that set the latch in tracking mode when left open.

The

ADCMP563/ADCMP564

are specified over the industrial

temperature range (−40°C to +85°C).

Rev. D

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

+INB

HYSB

LEA

–INA 1

+INA 2

+INB 3

–INB 4

GND

Figure 3.

ADCMP564

20-Lead QSOP

12 QA

ADCMP563

BCP

TOP VIEW

(Not to Scale)

11 QA

10 QB

GND

LEB

04650-0-001

LATCH ENABLE

INPUT

LATCH ENABLE

INPUT

NOTES

1. THE EXPOSED PAD SHOULD BE EITHER CONNECTED TO VEE OR LEFT FLOATING.

Figure 4.

ADCMP563

16-Lead LFCSP

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Technical Support

www.analog.com

04650-0-026

ADCMP563/ADCMP564

TABLE OF CONTENTS

Features .............................................................................................. 1

Applications ....................................................................................... 1

General Description ......................................................................... 1

Functional Block Diagrams ............................................................. 1

Specifications..................................................................................... 3

Absolute Maximum Ratings ............................................................ 5

Thermal Considerations .............................................................. 5

ESD Caution .................................................................................. 5

Pin Configurations and Function Descriptions ........................... 6

Typical Performance Characteristics ............................................. 8

Data Sheet

Timing Information ....................................................................... 10

Application Information ................................................................ 11

Clock Timing Recovery ............................................................. 11

Optimizing High Speed Performance ..................................... 11

Comparator Propagation Delay Dispersion ............................... 11

Comparator Hysteresis .............................................................. 12

Minimum Input Slew Rate Requirement ................................ 12

Typical Application Circuits ......................................................... 13

Outline Dimensions ....................................................................... 14

Ordering Guide .......................................................................... 15

REVISION HISTORY

4/16—Rev. C to Rev. D

Changes to Figure 4 .......................................................................... 1

Changes to Figure 7 .......................................................................... 6

Updates Outline Dimensions ........................................................ 15

Changes to Ordering Guide .......................................................... 15

6/11—Rev. B to Rev. C

Changes to Figure 4 .......................................................................... 1

Changes to Figure 7 and LFCSP Pin Numbers (Table 3) ............ 6

Updated Outline Dimensions ....................................................... 14

Changes to Ordering Guide .......................................................... 15

5/05—Rev. A to Rev. B

Added 16-Lead LFCSP....................................................... Universal

Changes to Applications .................................................................. 1

Changes to Table 1.............................................................................3

Changes to Optimizing High Speed Performance Section ....... 11

Changes to Comparator Hysteresis Section ................................ 12

Changes to Minimum Input Slew Rate Requirement Section . 12

Changes to Ordering Guide .......................................................... 14

7/04—Rev. 0 to Rev. A

Changes to Specification Table ........................................................4

Changes to Figure 14.........................................................................9

Changes to Figure 21...................................................................... 12

Changes to Figure 23...................................................................... 13

4/04—Revision 0: Initial Version

Rev. D | Page 2 of 15

ADCMP563BCP-RL7 Related Products

	ADCMP563BCP-RL7	ADCMP563	ADCMP563_05	ADCMP564	ADCMP563BCP-WP	ADCMP563BCP-R2	EVAL-ADCMP564BRQZ	EVAL-ADCMP563BRQZ
Description	DUAL COMPARATOR, 10000 uV OFFSET-MAX, 0.83 ns RESPONSE TIME, PDSO20	DUAL COMPARATOR, 10000 uV OFFSET-MAX, 0.83 ns RESPONSE TIME, PDSO20	DUAL COMPARATOR, 10000 uV OFFSET-MAX, 0.83 ns RESPONSE TIME, PDSO20	DUAL COMPARATOR, 10000 uV OFFSET-MAX, 0.83 ns RESPONSE TIME, PDSO20	DUAL COMPARATOR, 10000 uV OFFSET-MAX, 0.83 ns RESPONSE TIME, QCC16	DUAL COMPARATOR, 10000 uV OFFSET-MAX, 0.83 ns RESPONSE TIME, PDSO20	BOARD EVALUATION ADCMP564BRQZ	BOARD EVALUATION ADCMP563BRQZ
Number of functions	2	2	2	2	-	2	-	-
Number of terminals	20	20	20	20	-	20	-	-
Maximum supply/operating voltage	6 V	6 V	6 V	6 V	-	6 V	-	-
Maximum operating temperature	85 Cel	85 Cel	85 Cel	85 Cel	-	85 Cel	-	-
Minimum operating temperature	-40 Cel	-40 Cel	-40 Cel	-40 Cel	-	-40 Cel	-	-
Rated supply voltage	5 V	5 V	5 V	5 V	-	5 V	-	-
Maximum negative supply voltage	-6 V	-6 V	-6 V	-6 V	-	-6 V	-	-
Rated negative supply voltage	-5.2 V	-5.2 V	-5.2 V	-5.2 V	-	-5.2 V	-	-
Rated response time	0.8300 ns	0.8300 ns	0.8300 ns	0.8300 ns	-	0.8300 ns	-	-
Maximum input offset voltage	10000 mV	10000 mV	10000 mV	10000 mV	-	10000 mV	-	-
Processing package description	ROHS COMPLIANT, MO-137AD, QSOP-20	ROHS COMPLIANT, MO-137AD, QSOP-20	ROHS COMPLIANT, MO-137AD, QSOP-20	ROHS COMPLIANT, MO-137AD, QSOP-20	-	ROHS COMPLIANT, MO-137AD, QSOP-20	-	-
Lead-free	Yes	Yes	Yes	Yes	-	Yes	-	-
EU RoHS regulations	Yes	Yes	Yes	Yes	-	Yes	-	-
state	ACTIVE	ACTIVE	ACTIVE	ACTIVE	-	ACTIVE	-	-
Craftsmanship	BIPOLAR	BIPOLAR	BIPOLAR	BIPOLAR	-	BIPOLAR	-	-
packaging shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	-	-
Package Size	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	-	SMALL OUTLINE, SHRINK PITCH	-	-
surface mount	Yes	Yes	Yes	Yes	-	Yes	-	-
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	-	GULL WING	-	-
Terminal spacing	0.6350 mm	0.6350 mm	0.6350 mm	0.6350 mm	-	0.6350 mm	-	-
terminal coating	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN	-	MATTE TIN	-	-
Terminal location	DUAL	DUAL	DUAL	DUAL	-	DUAL	-	-
Packaging Materials	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	-	-
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	-	INDUSTRIAL	-	-
Output type	O-EMT	O-EMT	O-EMT	O-EMT	-	O-EMT	-	-
Amplifier type	COMPARATOR	COMPARATOR	COMPARATOR	COMPARATOR	-	COMPARATOR	-	-
Maximum input bias current IIB	10 uA	10 uA	10 uA	10 uA	-	10 uA	-	-

Recommended Resources

CJ20 series contactor operation indication circuit_2

Broadcast band RF amplifier.gif

TTL driver thyristor circuit

Phone occupancy indicator circuit diagram

860VPP piezoelectric drive circuit

diode AND gate circuit

How to access custom resources: Purpose: I want to make a self-release installation file, such as providing a setup.exe file to the user, and the user gets 1.exe+2.dll+3.bmp after running it. Development environment: VC2005+wince sd...; sayidzm Embedded System

Help: Suggest to delete "EDA/IC Design" IC Design Rules, confidential documents, please post if you want!: It is recommended to delete the post "Confidential Document, Comments Required!" in "EDA/IC Design? IC Design Rules". This post is suspected of promoting other companies. There are so many comments be...; yfee Suggestions & Announcements

Under 6410, I used IROM_Fusing_Tool.exe to make an SD card boot disk and burned something into it, but why did the SD card capacity not change? Is it hidden?: Under 6410, I used IROM_Fusing_Tool.exe to make an SD card boot disk and burned something into it, but why did the SD card capacity not change? Is it hidden?...; htjsmhj Embedded System

DFM should not be limited to chips, PCB needs it more: We all know that even if the silicon is 100% perfect, if any one component of the chip-to-chip communication link (such as the package, connector or circuit board) is damaged, the target system may st...; clj2004000 PCB Design

Report Forum: I've been busy making an amplifier recently, so I don't have time to share my experience with M3 with you. The information is not very valuable (I think the most valuable ones have been posted), and I...; heavenji Microcontroller MCU

Introduction to Intel Embedded Systems Invitational Competition: [i=s]This post was last edited by paulhyde on 2014-9-15 09:01[/i] The "Intel Cup Undergraduate Electronic Design Competition - Embedded System Special Invitational Competition" is part of the National...; open82977352 Electronics Design Contest

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components