EEWORLDEEWORLDEEWORLD

Part Number

Search

74LCX240WMX

Description
Dual 4-Bit Inverting Buffer/Driver
Categorylogic    logic   
File Size116KB,10 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

74LCX240WMX Online Shopping

Suppliers Part Number Price MOQ In stock  
74LCX240WMX - - View Buy Now

74LCX240WMX Overview

Dual 4-Bit Inverting Buffer/Driver

74LCX240WMX Parametric

Parameter NameAttribute value
Brand NameFairchild Semiconduc
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerFairchild
Parts packaging codeSOIC
package instructionSOP, SOP20,.4
Contacts20
Manufacturer packaging code20LD, SOIC, JEDEC MS013, .300\", WIDE BODY
Reach Compliance Codecompli
ECCN codeEAR99
Control typeENABLE LOW
seriesLVC/LCX/Z
JESD-30 codeR-PDSO-G20
JESD-609 codee3
length12.8 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
MaximumI(ol)0.024 A
Humidity sensitivity level1
Number of digits4
Number of functions2
Number of ports2
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityINVERTED
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP20,.4
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Prop。Delay @ Nom-Su6.5 ns
propagation delay (tpd)7.8 ns
Certification statusNot Qualified
Maximum seat height2.65 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.5 mm
Base Number Matches1
74LCX240 Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs
February 1994
Revised March 2005
74LCX240
Low Voltage Octal Buffer/Line Driver with
5V Tolerant Inputs and Outputs
General Description
The LCX240 is an inverting octal buffer and line driver
designed to be employed as a memory address driver,
clock driver and bus oriented transmitter or receiver. The
device is designed for low voltage (2.5V or 3.3V) V
CC
appli-
cations with capability of interfacing to a 5V signal environ-
ment.
The LCX240 is fabricated with an advanced CMOS tech-
nology to achieve high speed operation while maintaining
CMOS low power dissipation.
Features
s
5V tolerant inputs and outputs
s
2.3V–3.6V V
CC
specifications provided
s
6.5 ns t
PD
max (V
CC
3.3V), 10
P
A I
CC
max
s
Power-down high impedance inputs and outputs
s
Supports live insertion/withdrawal (Note 1)
s
r
24 mA output drive (V
CC
3.0V)
s
Implements patented noise/EMI reduction circuitry
s
Latch-up performance exceeds 500 mA
s
ESD performance:
Human body model
!
2000V
Machine model
!
200V
Note 1:
To ensure the high-impedance state during power up or down, OE
should be tied to V
CC
through a pull-up resistor: the minimum value or the
resistor is determined by the current-sourcing capability of the driver.
Ordering Code:
Order Number
74LCX240WM
74LCX240SJ
74LCX240MSA
74LCX240MTC
74LCX240MTCX_NL
(Note 2)
Package
Number
M20B
M20D
MSA20
MTC20
MTC20
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Note 2:
“_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.
Logic Diagram
Connection Diagram
© 2005 Fairchild Semiconductor Corporation
DS011993
www.fairchildsemi.com

74LCX240WMX Related Products

74LCX240WMX 74LCX240 74LCX240MSAX 74LCX240MTC 3547S-1AE-103 74LCX240SJX
Description Dual 4-Bit Inverting Buffer/Driver Dual 4-Bit Inverting Buffer/Driver Dual 4-Bit Inverting Buffer/Driver LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20 3-Turn Precision Potentiometer Dual 4-Bit Inverting Buffer/Driver
Brand Name Fairchild Semiconduc - Fairchild Semiconduc Fairchild Semiconduc - Fairchild Semiconductor
Is it lead-free? Lead free - Lead free Lead free - Lead free
Is it Rohs certified? conform to - conform to conform to - conform to
Maker Fairchild - Fairchild Fairchild - Fairchild
Parts packaging code SOIC - SSOP TSSOP - SOP
package instruction SOP, SOP20,.4 - SSOP, SSOP20,.3 TSSOP, TSSOP20,.25 - SOP, SOP20,.3
Contacts 20 - 20 20 - 20
Manufacturer packaging code 20LD, SOIC, JEDEC MS013, .300\", WIDE BODY - 20LD, SSOP, JEDEC MO-150, 5.3MM WIDE 20LD, TSSOP, JEDEC MO-153, 4.4MM WIDE - 20LD,SOP,EIAJ TYPE II, 5.3MM WIDE
Reach Compliance Code compli - compli compli - compliant
ECCN code EAR99 - EAR99 EAR99 - EAR99
Control type ENABLE LOW - ENABLE LOW ENABLE LOW - ENABLE LOW
series LVC/LCX/Z - LVC/LCX/Z LVC/LCX/Z - LVC/LCX/Z
JESD-30 code R-PDSO-G20 - R-PDSO-G20 R-PDSO-G20 - R-PDSO-G20
JESD-609 code e3 - e3 e4 - e3
length 12.8 mm - 7.2 mm 6.5 mm - 12.6 mm
Load capacitance (CL) 50 pF - 50 pF 50 pF - 50 pF
Logic integrated circuit type BUS DRIVER - BUS DRIVER BUS DRIVER - BUS DRIVER
MaximumI(ol) 0.024 A - 0.024 A 0.024 A - 0.024 A
Humidity sensitivity level 1 - 1 1 - 1
Number of digits 4 - 4 4 - 4
Number of functions 2 - 2 2 - 2
Number of ports 2 - 2 2 - 2
Number of terminals 20 - 20 20 - 20
Maximum operating temperature 85 °C - 85 °C 85 °C - 85 °C
Minimum operating temperature -40 °C - -40 °C -40 °C - -40 °C
Output characteristics 3-STATE - 3-STATE 3-STATE - 3-STATE
Output polarity INVERTED - INVERTED INVERTED - INVERTED
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY
encapsulated code SOP - SSOP TSSOP - SOP
Encapsulate equivalent code SOP20,.4 - SSOP20,.3 TSSOP20,.25 - SOP20,.3
Package shape RECTANGULAR - RECTANGULAR RECTANGULAR - RECTANGULAR
Package form SMALL OUTLINE - SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH - SMALL OUTLINE
method of packing TAPE AND REEL - TAPE AND REEL RAIL - TAPE AND REEL
Peak Reflow Temperature (Celsius) 260 - 260 260 - 260
power supply 3.3 V - 3.3 V 3.3 V - 3.3 V
propagation delay (tpd) 7.8 ns - 7.8 ns 7.8 ns - 7.8 ns
Certification status Not Qualified - Not Qualified Not Qualified - Not Qualified
Maximum seat height 2.65 mm - 2.05 mm 1.2 mm - 2.1 mm
Maximum supply voltage (Vsup) 3.6 V - 3.6 V 3.6 V - 3.6 V
Minimum supply voltage (Vsup) 2 V - 2 V 2 V - 2 V
Nominal supply voltage (Vsup) 2.5 V - 2.5 V 2.5 V - 2.5 V
surface mount YES - YES YES - YES
technology CMOS - CMOS CMOS - CMOS
Temperature level INDUSTRIAL - INDUSTRIAL INDUSTRIAL - INDUSTRIAL
Terminal surface Matte Tin (Sn) - Matte Tin (Sn) Nickel/Palladium/Gold (Ni/Pd/Au) - Matte Tin (Sn)
Terminal form GULL WING - GULL WING GULL WING - GULL WING
Terminal pitch 1.27 mm - 0.65 mm 0.65 mm - 1.27 mm
Terminal location DUAL - DUAL DUAL - DUAL
Maximum time at peak reflow temperature NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED
width 7.5 mm - 5.3 mm 4.4 mm - 5.3 mm
Base Number Matches 1 - 1 1 - 1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 227  427  2466  2905  868  5  9  50  59  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号