EEWORLDEEWORLDEEWORLD

Part Number

Search

A3P250-FG144T

Description
FPGA, 1536 CLBS, 60000 GATES, 350 MHz, PBGA144
Categorysemiconductor    Programmable logic devices   
File Size4MB,136 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

A3P250-FG144T Online Shopping

Suppliers Part Number Price MOQ In stock  
A3P250-FG144T - - View Buy Now

A3P250-FG144T Overview

FPGA, 1536 CLBS, 60000 GATES, 350 MHz, PBGA144

A3P250-FG144T Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals144
Maximum operating temperature125 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage1.58 V
Minimum supply/operating voltage1.42 V
Rated supply voltage1.5 V
Processing package description1 MM PITCH, FBGA-144
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeGRID ARRAY, LOW PROFILE
surface mountYes
Terminal formBALL
Terminal spacing1 mm
Terminal locationBOTTOM
Packaging MaterialsPLASTIC/EPOXY
Temperature levelAUTOMOTIVE
organize1536 CLBS, 60000 GATES
Maximum FCLK clock frequency350 MHz
Number of configurable logic modules1536
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Number of equivalent gate circuits60000
v1.0
Automotive ProASIC3 Flash Family FPGAs
Features and Benefits
High-Temperature AEC-Q100–Qualified Devices
• Grade 2 105°C T
A
(115°C T
J
)
• Grade 1 125°C T
A
(135°C T
J
)
• PPAP Documentation
®
Low Power
• 1.5 V Core Voltage
• Support for 1.5-V-Only Systems
• Low-Impedance Flash Switches
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
• High-Performance, Low-Skew Global Network
• Architecture Supports Ultra-High Utilization
Firm-Error Immune
• Only Automotive FPGAs to Offer Firm-Error Immunity
• Can Be Used without Configuration Upset Risk
Advanced I/O
700 Mbps DDR, LVDS-Capable I/Os
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
Bank-Selectable I/O Voltages—up to 4 Banks per Chip
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X, and LVCMOS
2.5 V / 5.0 V Input
Differential I/O Standards: LVPECL, LVDS, B-LVDS, and
M-LVDS (A3P250 and A3P1000)
I/O Registers on Input, Output, and Enable Paths
Hot-Swappable and Cold-Sparing I/Os
Programmable Output Slew Rate and Drive Strength
Weak Pull-Up/-Down
IEEE 1149.1 (JTAG) Boundary Scan Test
Pin-Compatible Packages across the Automotive ProASIC
®
3
Family
High Capacity
• 60 k to 1 M System Gates
• Up to 144 kbits of SRAM
• Up to 300 User I/Os
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Automotive Process
• Live-at-Power-Up (LAPU) Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
On-Chip User Nonvolatile Memory
• 1 kbit of FlashROM with Synchronous Interface
High Performance
• 350 MHz System Performance
• 3.3 V, 66 MHz 64-Bit PCI
Clock Conditioning Circuit (CCC) and PLL
• Six CCC Blocks, One with an Integrated PLL
• Configurable
Phase
Shift, Multiply/Divide,
Delay
Capabilities, and External Feedback
• Wide Input Frequency Range (1.5 MHz up to 350 MHz)
In-System Programming (ISP) and Security
• Secure ISP Using On-Chip 128-Bit Advanced Encryption
Standard (AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
to Secure FPGA Contents (anti-tampering)
SRAMs
• Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9,
and ×18 organizations available)
Automotive ProASIC3 Product Family
ProASIC3 Devices
System Gates
VersaTiles (D-flip-flops)
RAM kbits (1,024 bits)
4,608-Bit Blocks
FlashROM Bits
Secure (AES) ISP
Integrated PLL in CCCs
VersaNet Globals*
I/O Banks
Maximum User I/Os
Package Pins
VQFP
FBGA
A3P060
60 k
1,536
18
4
1k
Yes
1
18
2
96
VQ100
FG144
A3P125
125 k
3,072
36
8
1k
Yes
1
18
2
133
VQ100
FG144
A3P250
250 k
6,144
36
8
1k
Yes
1
18
4
157
VQ100
FG144, FG256
A3P1000
1M
24,576
144
32
1k
Yes
1
18
4
300
FG144, FG256, FG484
Note:
*Six chip-wide (main) globals and three additional global networks in each quadrant are available.
January 2008
© 2008 Actel Corporation
I
Ask for answers
[i=s]This post was last edited by maychang on 2020-4-3 07:28[/i]Ask for answers...
wuyuezhiyong Analog electronics
When XC7Z010 uses BANK501 to bring out the RGMII interface, can VCCO_MIO1 be powered by 3.3V?
Hello everyone, I am now designing a core board using XC7Z010, and I need to connect two Gigabit Ethernet ports and lead out two sets of RGMII interfaces from BANK501. After referring to several devel...
cxqingzhu FPGA/CPLD
GD32E231 analog IIC driver HTS221
HTS221 is a temperature and humidity sensor. It still uses IIC operation.The schematic diagram is as follows, IIC address 0xBE:register:The chip operation register is relatively simple, but the chip n...
hehung MEMS sensors
Showing off my products + bargains I found on Double 11 + a few Nuvoton boards
For those who love to collect motherboards and cards, there were not many exciting and anticipated discounts before Double 11 this year. It was not until the day before Double 11 that I saw the introd...
slotg Special Edition for Assessment Centres
Flatness measurement tool design plan --- I don't have time to finish it, so I can only mention this
[i=s]This post was last edited by wugx on 2017-4-26 12:19[/i] [size=3]1. [font=宋体]Introduction:[/font][/size][align=left][size=3]With the advancement of technology, consumers are becoming more and mor...
wugx MEMS sensors
[Free trial of Renesas MCU kit] + wireless serial port project post
[i=s] This post was last edited by IC Crawler on 2014-9-23 18:11 [/i] [size=3][b] This little thing has actually been done a long time ago, so let's make a summary this time! The original intention of...
IC爬虫 Renesas Electronics MCUs

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1493  631  1803  2163  1623  31  13  37  44  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号