PFLDL-TTL-9-8G datasheet, PDF - EEWORLD Datasheet

PFLDL-TTL-9-8G: DescriptionActive Delay Line, Programmable, 1-Func, 15-Tap, Complementary Output, TTL, GULL WING, MODULE-24/15; Categorylogic logic; File Size1MB，3 Pages; ManufacturerEngineered Components Co.

Download Datasheet Parametric View All

PFLDL-TTL-9-8G Overview

Active Delay Line, Programmable, 1-Func, 15-Tap, Complementary Output, TTL, GULL WING, MODULE-24/15

Parameter Name	Attribute value
Parts packaging code	MODULE
package instruction	SOP,
Contacts	14/15
Reach Compliance Code	unknown
Other features	INPUT & OUTPUT ENABLES; TYP. ICC = 60MA; INTERNAL TERMINATION; MAX RISE TIME CAPTURED
series	F
JESD-30 code	R-XDSO-G15
length	32.258 mm
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	15
Number of terminals	15
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	COMPLEMENTARY
Package body material	UNSPECIFIED
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
programmable delay line	YES
Certification status	Not Qualified
Maximum seat height	8.636 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	129 ns
width	10.795 mm
Base Number Matches	1

PIC16F87X microcontroller and computer communication: How do I write the program on the PC side for the PIC16F87X microcontroller to communicate with a computer?...; XX糖WL Microchip MCU

How to download hex directly to the chip: I have a hex file without source code and I want to download it to the microcontroller (c51rf-s3100). How should I operate it on Keilc51 or can I burn it into the board in other ways? Please give me s...; qlmiao Embedded System

VHDL Multiple Conditional Wait Statement: Could you please tell me what does the statement "wait on tx_clk_rec until tx_clk_rec = '1' and iq_tx_enable_rec = '1'" mean? In my program, the statement after wait on tx_clk_rec until tx_clk_rec = '...; uestcfc FPGA/CPLD

[Learn Power Supply from TI] Courseware, I hope it will be useful to everyone: [size=5][color=blue] [Learn Power Supply from TI] courseware, hope it is useful to you[/color][/size]...; chen8710 Analogue and Mixed Signal

How to use trap and varbind in lwip2.1.2: Previously, I used lwip1.4.1, which had the concept of varbindlist. Each varbind to be sent was combined into a list, and then a trap was sent. Now I am using lwip2.1.2, which does not have the concep...; 李嘟嘟他爸 stm32/stm8

str91 p6.6 p6.7 port always freezes when configuring uart0: stopped external ....by other core It always fails to execute. When I disable GPIO_IPINPUTConneced of pin 6.6, I can send content. But I can't receive. The similar program has been implemented on UART...; sebrina2010 stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components