EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD703270GC-XXX-8EA-A

Description
Microcontroller, 32-Bit, MROM, 32MHz, CMOS, PQFP100, 14 X 14 MM, PLASTIC, LQFP-100
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size8MB,1158 Pages
ManufacturerNEC Electronics
Download Datasheet Parametric View All

UPD703270GC-XXX-8EA-A Overview

Microcontroller, 32-Bit, MROM, 32MHz, CMOS, PQFP100, 14 X 14 MM, PLASTIC, LQFP-100

UPD703270GC-XXX-8EA-A Parametric

Parameter NameAttribute value
package instruction14 X 14 MM, PLASTIC, LQFP-100
Reach Compliance Codeunknown
Has ADCYES
Address bus width22
bit size32
maximum clock frequency8 MHz
DAC channelYES
DMA channelYES
External data bus width16
JESD-30 codeS-PQFP-G100
length14 mm
Number of I/O lines84
Number of terminals100
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Package shapeSQUARE
Package formFLATPACK
Certification statusNot Qualified
ROM programmabilityMROM
Maximum seat height1.6 mm
speed32 MHz
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
width14 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER
Base Number Matches1
User’s Manual
V850ES/SG2, V850ES/SG2-H
32-bit Single-Chip Microcontrollers
Hardware
V850ES/SG2:
μPD703260
μPD703260Y
μPD703261
μPD703261Y
μPD703262
μPD703262Y
μPD703263
μPD703263Y
μPD70F3261
μPD70F3261Y
V850ES/SG2-H:
μPD703262HY
μPD703263HY
μPD70F3263
μPD70F3263Y
μPD703270
μPD703270Y
μPD703271
μPD703271Y
μPD703272
μPD703272Y
μPD703273
μPD703273Y
μPD70F3271
μPD70F3271Y
μPD70F3273
μPD70F3273Y
μPD703280
μPD703280Y
μPD703281
μPD703281Y
μPD703282
μPD703282Y
μPD703283
μPD703283Y
μPD70F3281
μPD70F3281Y
μPD70F3283
μPD70F3283Y
μPD70F3263HY μPD703273HY μPD703282HY
μPD703272HY μPD70F3273HY μPD703283HY
μPD70F3283HY
2003, 2008
Document No. U16541EJ5V1UD00 (5th edition)
Date Published February 2008 N
Printed in Japan
IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA
[font=Verdana][font=Verdana]IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA[/font][/font] Abstract: This paper introduces a method to implement arbitrary order IIR...
aimyself FPGA/CPLD
Problems with EMP injection into triodes
[color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...
xmxxwyh Analog electronics
Ask a simple VHDL question, the signal line is assigned an initial value
I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...
sioca FPGA/CPLD
USB short body patch specification diagram useful take away
USB short body patch specification diagram...
qwqwqw2088 PCB Design
I don't know how to do the homework assigned by the teacher today. Can anyone give me some advice?
Experiment 3 Priority inheritance 1 Experimental purpose Master the strategy of embedded real-time operating system ?C/OS-II to solve priority inversion - the principle of priority inheritance. 2 Prin...
sanny777 Embedded System
What does the asterisk mean in Tiantong core material?
What do the asterisks in the picture mean?...
kankelo RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2313  1228  2424  1115  1830  47  25  49  23  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号