87801-168HLF datasheet, PDF - EEWORLD Datasheet

87801-168HLF: DescriptionBoard Connector, 68 Contact(s), 2 Row(s), Male, Right Angle, Solder Terminal, LEAD FREE; CategoryThe connector The connector; File Size266KB，4 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

87801-168HLF Overview

Board Connector, 68 Contact(s), 2 Row(s), Male, Right Angle, Solder Terminal, LEAD FREE

Parameter Name	Attribute value
Is it Rohs certified?	conform to
package instruction	LEAD FREE
Reach Compliance Code	unknown
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL/NICKEL PALLADIUM GOLD (30) OVER NICKEL
Contact completed and terminated	GOLD (30) OVER NICKEL/NICKEL PALLADIUM GOLD (30) OVER NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	87801
Mixed contacts	NO
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	68
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:AE

STATUS:

Released

Printed: Jul 21, 2006

Help with marketing computer system hardware design issues: The following are the topic and requirements. Please help me! ... Reference ideas for the hardware structure plan: (1) The computing mode of the computer application system in the main office compound...; alexjoy Embedded System

FPGA Multiplier: I want to learn about the multiplier part, but I can't find the multiplier part in the routine of the development board. I have opened every routine and still can't find the multiplier. Is there any r...; 1nnocent FPGA/CPLD

Quartus2 simulation can not produce waveform: I use quaratus2 to do waveform simulation. There is no problem with compilation and code, but the waveform cannot be simulated. It prompts the error code: Error: (vsim_3170) Could not find 'work.PPQ_v...; Mr.Sensitive FPGA/CPLD

[Xiao Meige FPGA Advanced Tutorial] Chapter 11 Four-channel Amplitude-Frequency-Phase Adjustable DDS Signal Generator Part 2: [b]Custom frame of signal generator[/b] [color=#000][size=15px]From the previous experimental purpose, we know that we need to use the serial port to control the parameters of the waveform. Generally ...; 芯航线跑堂 FPGA/CPLD

How do you analyze the DC blocking function of capacitors?: If a large capacitor is connected in series after an AC input, the output on the other leg of the capacitor will be the same as the AC input.If a large capacitor is connected in series after a DC inpu...; mamagoose Analog electronics

Implementation of double buffering of vc in WINCE: HBITMAP hbitmap,hOldBMP,hsysbmp,hbkbmp; HDC hdcmem,hdcsys,hdcbkbmp; BITMAP bm; hsysbmp=CreateCompatibleBitmap(hdc,240,320); hdcsys=CreateCompatibleDC(hdc); c,0,0,240,320, hdcsys,0,0,WHITENESS); hbkbmp...; fyj012 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components