EEWORLDEEWORLDEEWORLD

Part Number

Search

MCM67T415

Description
Cache Tag SRAM, 16KX15, BICMOS, PQFP80, TQFP-80
Categorystorage    storage   
File Size99KB,3 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet Parametric View All

MCM67T415 Overview

Cache Tag SRAM, 16KX15, BICMOS, PQFP80, TQFP-80

MCM67T415 Parametric

Parameter NameAttribute value
package instructionTQFP-80
Reach Compliance Codeunknown
ECCN codeEAR99
JESD-30 codeS-PQFP-G80
length14 mm
memory density245760 bit
Memory IC TypeCACHE TAG SRAM
memory width15
Number of functions1
Number of terminals80
word count16384 words
character code16000
Operating modeSYNCHRONOUS
organize16KX15
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Package shapeSQUARE
Package formFLATPACK
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height1.74 mm
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyBICMOS
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
width14 mm
Base Number Matches1
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MCM67T415/D
Advance Information
MCM67T415
16K x 15 Bit Cache Tag RAM
for Pentium™ Processors
The MCM67T415 is a 245,760 bit cache–tag static RAM designed to support
Pentium microprocessors at bus speeds up to 66 MHz. It is organized as 16K words
of 15 bits each and is fabricated using Motorola‘s high performance, silicon gate
BiCMOS technology. There are twelve common I/O tag bits and three separate I/O
status bits. A 12–bit comparator is on–chip to allow fast comparison of the 12 stored
tag bits with the current tag input data. An active high MATCH output is generated
when the valid bit is true and these two groups of data are the same for a given
address.
This high–speed MATCH signal, with tAVMV times as fast as 9 ns, provides the
fastest possible enabling of secondary cache accesses.
The three separate I/O status bits (VALID, DIRTY, and WT) can be configured for
either dedicated or generic functionality, depending on the SFUNC input pin. With
SFUNC low, the status bits are defined and used internally by the device, allowing
easier determination of the validity and use of the given tag data. SFUNC high
releases the defined internal status bit usage and control, allowing users to
configure the status bit information to fit their system needs. A synchronous RESET
pin, when held low at a rising clock edge, will reset all status bits in the array for easy
invalidation of all tag addresses.
The MCM67T415 also provides the option for burst ready (BRDY) generation
within the cache tag itself, based upon MATCH, VALID bit, WT bit, and other external
inputs provided by the user. This can significantly simplify cache controller logic and
minimize cache decision time. Match and read operations are both asynchronous
in order to provide the fastest access times possible, while write operations are
synchronous for ease of system timing.
The MCM67T415 uses a 5 V power supply on VCC and VSS, with separate VCCQ
pins provided for the outputs to offer compliance with both 5 V TTL and 3.3 V LVTTL
logic levels. The PWRDN pin offers a low–power standby mode, which provides
significant system power savings.
The MCM67T415 is offered in a space saving 80–pin thin quad flat pack (TQFP)
package.
16K x 15 Configuration:
– 12 Tag Bits
– Three Status Bits (Valid, Dirty, and WT)
Valid Bit used to Qualify Match Output
High–Speed Address–to–Match Comparison Times – 9/10/12 ns
BRDY Circuitry Included Inside the Cache–Tag for the Highest Speed
Operation
Asynchronous Read/Match Operation and Synchronous Write and Reset
Operation
Separate Write Enable for Tag Bits and Status Bits
Separate Output Enable for Tag Bits, Status Bits, and BRDY
Synchronous RESET Pin for Invalidation of all Tag Entries
Dual Chip Selects for Easy Depth Expansion with No Performance
Degradation
I/O Pins Both 5 V TTL and 3.3 V LVTTL Compatible with VCCQ Pins
PWRDN Pin to Place Device in Low–Power Mode
Drop–In Replacement for IDT71215
Packaged in an 80–Pin Thin Quad Flat Pack (TQFP)
Pentium is a trademark of Intel Corp.
This document contains information on a new product. Motorola reserves the right to change or discontinue this product without notice.
9/10/96
TQ PACKAGE
TQFP
CASE 917A–02
©
Motorola, Inc. 1996
MOTOROLA FAST SRAM
MCM67T415
1
What is the difference between a sweeper and a spectrum analyzer?
Newbie Question: What is the difference between a sweep analyzer and a spectrum analyzer?...
liweiliang Test/Measurement
Selling an Avr Jtag MKII (hardware V2 version, supports PDI)
[i=s] This post was last edited by redriver on 2014-10-29 21:52 [/i] The project is completed, a Jtag MKII is produced, the hardware is V2 version, and supports PDI mode simulation. Taobao transaction...
redriver Buy&Sell
430 Help
The C language of 51 and the programming method of 430 are very different~~~:Cry: The FG4618 board only has a circuit diagram, how can I get started? ? ? The datasheet is also in English~~~~ It feels ...
屌丝卫庄 51mcu
Circuit diagram of a digital camera
Circuit diagram of a digital camera...
呱呱 MCU
100 ways to make power amplifiers
100 ways to make power amplifiers...
1nnocent Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2794  562  2206  1080  2080  57  12  45  22  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号