EEWORLDEEWORLDEEWORLD

Part Number

Search

CO-203A19VXAT4MHZ

Description
Sine Output Oscillator, 4MHz Nom
CategoryPassive components    oscillator   
File Size851KB,4 Pages
ManufacturerDover Corporation
Download Datasheet Parametric View All

CO-203A19VXAT4MHZ Overview

Sine Output Oscillator, 4MHz Nom

CO-203A19VXAT4MHZ Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
Other featuresAT CUT CRYSTAL
Ageing1 PPM/YEAR
Maximum control voltage6 V
Minimum control voltage
Frequency Adjustment - MechanicalYES
frequency stability0.001%
Frequency Stability - Voltage0.05 ppm
input power3 W
Manufacturer's serial numberCO-200
Installation featuresCHASSIS MOUNT
offset frequency1 kHz
Nominal operating frequency4 MHz
Maximum operating temperature35 °C
Minimum operating temperature15 °C
Oscillator typeSINE
Output impedance50 Ω
Output level2.8284 V
Oven power supply voltage24V
phase noise-140 dBc/Hz
physical size51mm x 51mm x 104mm
Nominal supply voltage24 V
surface mountNO
Base Number Matches1
[EEWORLD University TI Classroom] Where can I download the LAB project used in the course?
As the title says, thank you...
xxd_9980 Microcontroller MCU
Problems with using profile to view instruction cycles in ccs3.3
Using the tms320c6713 chip, use profile in the ccs3.3 environment to observe the time consumed by the range where the code is located. This code converts 1000 16-bit signed integers to float type. The...
bianpang DSP and ARM Processors
IAP design documentation based on STM32
It feels good. I converted the original word version into pdf and shared it here. I feel that pdf is better for data. Various pdf readers can be used, but word cannot. Microsoft itself has several ver...
gaoyang9992006 stm32/stm8
Today's award-winning live broadcast: Microchip [Introduction to the new ATmega4809 series microcontroller]
It is said that today's live broadcast is the first live lecture by a Microchip expert. I remember that the forum moderator Ding Ding spends thousands of dollars every year to attend Microchip's offli...
EEWORLD社区 MCU
Design of Intelligent Full Digital Phase-Locked Loop
Abstract: The full digital phase-locked loop implemented in FPGA is very widely used. This paper improves the integrated digital phase-locked loop 74297, designs a phase-locked state detection circuit...
songbo FPGA/CPLD
Don't sleep in, get up and run. If you are worried about not being able to get up, I will call you.
Five years ago, netizen "Dawn Footsteps" initiated an activity: calling people to get up and go for a morning run. You just need to send a text message and he will call you every morning to wake you u...
tiankai001 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2418  2691  1954  1458  1376  49  55  40  30  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号