EEWORLDEEWORLDEEWORLD

Part Number

Search

527-149TPA3B3C1

Description
Strain Relief Backshell
File Size59KB,2 Pages
ManufacturerGlenair
Websitehttp://www.glenair.com/
Download Datasheet View All

527-149TPA3B3C1 Overview

Strain Relief Backshell

527-149
Strain Relief Backshell
for Size 2 ARINC 600 Series Connector
ARINC 600
Backshells
527-149 NF P A3 B4 C5
Basic Part No.
Finish (Table II)
Connector Designator (Table III)
Position and Dash No. (Table I)
Omit Unwanted Positions
1.50
(38.1)
Thread Size
(MIL-C-38999
Interface)
Position
C
A
1.79
(45.5)
Position
B
5.61 (142.5)
.50 (12.7) Ref.
A
Cable
Range
Position A
A
View A-A
Metric dimensions (mm) are indicated in parentheses.
© 2004 Glenair, Inc.
CAGE Code 06324
Printed in U.S.A.
GLENAIR, INC.
1211 AIR WAY
GLENDALE, CA 91201-2497
818-247-6000
FAX 818-500-9912
www.glenair.com
E-Mail: sales@glenair.com
F-10
USB3.0 physical layer test introduction and difficulty analysis
USB (Universal Serial Bus) is used to connect peripheral devices such as keyboards, mice, printers, scanners, digital cameras, MP3, USB flash drives, etc. to computers. It standardizes the interface b...
安_然 Test/Measurement
Electrostatic discharge failure
[p=22, null, left][color=rgb(51, 51, 51)][font=Arial, Helvetica, sans-serif, 宋体][b]Charge Generation and Transfer Mechanism[/b][/font][/color][/p][p=22, null, left][color=rgb(51, 51, 51)][font=Arial, ...
wstt Test/Measurement
Solar Controller Information Sharing
A relatively powerful solar controller, if you need it,...
dengnian Energy Infrastructure?
Very detailed introductory article FPGA_SOPC_starter
Very detailed introductory article FPGA_SOPC_starter, very suitable for Nios novices to learn, very good information...
huan564728741 FPGA/CPLD
[SAMR21 new gameplay] 35. HCSR04 ultrasonic sensor
[i=s]This post was last edited by dcexpert on 2019-10-19 19:44[/i]The HCSR04 ultrasonic sensor calculates the distance by measuring the pulse width, so the pulse width can be captured using the PulseI...
dcexpert MicroPython Open Source section
[Urgent help] Problems encountered when simulating Xilinx Cordic IP core
I use cordic core to implement square root function, but when I use modelsim simulation, the output is always blue line, and there are many warning prompts. # Loading work.sqare_test_tb # Loading work...
cz4811674 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1980  1037  647  1402  973  40  21  14  29  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号