EEWORLDEEWORLDEEWORLD

Part Number

Search

FXL-09C503089-000

Description
Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)
CategoryThe connector    terminals   
File Size227KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

FXL-09C503089-000 Overview

Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)

FXL-09C503089-000 Parametric

Parameter NameAttribute value
MakerAmphenol
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresTHERMOPLASTIC, STANDARD: 94V-0
Fastening methodSCREW
Manufacturer's serial numberFXL
Installation typeBOARD
Number of layers1
Rows1
Number of channels9
Rated current25 A
Rated voltage1500 V
safety certificateUL
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Base Number Matches1
AMPHENOL
FXL
FIL
TERED
TERMINAL
BLOCKS
Filter power lines against noise and
transients. Close EMI windows to
protect your sensitive electronics.
Choose from a broad range of sizes
and termination styles to suit your
design.
SPECIFICATIONS
PRODUCT FEATURES:
• COMMON FOOTPRINT
• SOLDERLESS, STRESS ISOLATED FILTERING
• UL APPROVED THERMOPLASTIC INSULATOR
MATERIALS AND PLATINGS:
INSULATOR
UL94V-0 THERMOPLASTIC, BLACK
TERMINALS
COPPER ALLOY, SILVER PLATED
GROUND SPRING
COPPER ALLOY, SILVER PLATED
GROUND PLATE
STEEL, NICKEL PLATED
ELECTRICAL RATINGS:
DWV
INSULATION RESISTANCE
CURRENT
CAPACITANCE
INSERTION LOSS
TEMPERATURE
WIRE GAUGE
UL FILES
TERMINAL BLOCKS
ut
us abogns!
Ask desi
custom
1500 Vdc
5 G
Ω
AT 200 Vdc
25 A MAX
+100/-0%
SEE BACK PAGE
105°C MAX
12 AWG MAX
E204411, E208784
Press Fit Termination
6-32 Screw
.730 Max
.380
.615 Max
Ground Strip
2 plcs
ø
.190
2 plcs
Press Fit Terminal
Hole
ø
.152 ± .002
.155 Min PCB Thickness
.438
Typ
.438
B
A
Visit www.amphenolcanada.com for drawings.
1
T
ELEPHONE
: (416) 291-4401 F
AX
: (416) 292-0647 E-M
AIL
:
SALES
@
AMPHENOLCANADA
.
COM
FPGA Floating Point
Regarding FPGA floating point questions. When performing floating point calculations, do we have to use floating point operations? Can we use the method of left shift first and then adjust? Will the c...
luooove FPGA/CPLD
8962 GPIO Issue
When single-step debugging GPIOPinTypeGPIOOutput(GPIO_PORTD_BASE, GPIO_PIN_4|GPIO_PIN_5);, looking at the disassembled code, I found that the program does not jump in the GPIODirModeSet subroutine and...
eeleader Microcontroller MCU
51 single chip microcomputer realizes TCP/IP protocol
51 single chip microcomputer realizes TCP/IP protocol...
lorant 51mcu
Analysis of the phenomenon after nmos is broken down
The two NMOS tubes on the primary side of the push-pull boost circuit are broken down. I put the multimeter in the diode position and tested one of the power tubes. I put the red test lead on the D po...
shaorc Analog electronics
I have a question about digital signal processing. I don't need to deal with hardware yet.
Given the required error range in the time domain, how to find the filter with the maximum attenuation in the frequency domain?...
hellomankind FPGA/CPLD
Does anyone have the source code for Serial_Spy?
A serial port monitoring software written by Russian Alex V. Bessonov, using filter driver. If anyone has the source code, please send me a copy. I would be very grateful. The driver is named serial.s...
transhuman Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1067  210  2094  487  2017  22  5  43  10  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号