Product Bulletin
EDR 51xx Series
Access PIN-TIA Receivers
for 155 Mb/s and 622 Mb/s
(EDR 512x) Specifications
Conditions (unless noted):
V
CC
= +5V, T
A
= 25°C,
R
L
= 50
Ω
(AC coupled),
λ
= 1300 nm
All specifications without connector.
Model
Parameter
Gain
1
Bandwidth
Sensitivity
2
Overload
Output Resistance
Maximum Output Voltage
AGC Time Constant
AGC Threshold
1. Measured at 100 MHz.
2. BER of 1E-10, 120 MHz noise filter.
Key Features
Electro-optical
• InGaAs PIN photodiode with silicon
transimpedance amplifier
• Operate on single supply
EDR 512x (5V)
EDR 515x (3.3V or 5V)
• Three standard pin-out configurations
EDR 51xB - single-ended output
EDR 51xC - single-ended output with
photodiode access
EDR 51xD - differential output
• Cost effective in receiver designs where
sensitivity is limited by the post-amplifier
• Shielded pre-amplifier makes it immune to
crosstalk with transmitter or to other EMI
• -40 to +85°C operating range
Packaging
• Integrated 4-pin coaxial package
• Connector receptacle (panel or PCB mount) and
fiber pigtailed versions
• Case grounded versions
Units
EDR 512B
Min
Typ
Max
EDR 512C
Min
Typ
Max
EDR 512D
Min
Typ
Max
Units
15
110
20
200
-38.0 -36.0
15
110
20
200
-38.0 -36.0
25
110
35
200
-38.5 -36.5
V/mW
MHz
dBm
dBm
Ω
mV
pk-pk
µs
µW
0
2
70
400
4000
2
0
2
70
400
4000
2
0
2
70
800
4000
2
(EDR 515x) Specifications
V
CC
= +3.3V, T
A
= 25°C,
R
L
= 50
Ω
(AC coupled),
λ
= 1300 nm
All specifications without connector.
Model
Parameter
Gain
1
Bandwidth
Sensitivity
Overload
Output Resistance
Maximum Output Voltage
1. Measured at 300 MHz.
2. BER of 1E-10, 415 MHz noise filter.
2
Conditions (unless noted):
EDR 515B
Min
Typ
Max
EDR 515C
Min
Typ
Max
EDR 515D
Min
Typ
Max
1.7
415
2.2
500
-31.5 -30.0
1.7
415
2.2
500
-31.5 -30.0
3.0
415
4.0
500
-32.5 -31.0
V/mW
MHz
dBm
dBm
75
950
Ω
mV
pk-pk
-7.0
45
-4.0
60
75
500
-7.0
45
-4.0
60
75
500
-7.0
45
-4.0
60
Applications
• Single mode 155 Mb/s (EDR 512x) and 622 Mb/s
(EDR 515x) ATM receivers
• Campus network backbone
- Add/drop multiplexers
- Digital loop carriers
- Digital crossconnects
- Optical networking
• Enterprise network backbone
EDR 51xx Series
Access PIN-TIA Receivers for 155 Mb/s and 622 Mb/s
Description
The EDR 51xx Series incorporates a 75 µm InGaAs PIN photodetector
coupled with a low cost BiCMOS transimpedance amplifier (TIA)
designed to operate at 155 Mb/s (EDR 512x) or 622 Mb/s (EDR 515x).
The PIN transduces optical power into current with high efficiency. The
TIA converts the current signal into a voltage signal with a very low
input noise current contribution. The EDR 512x TIA also integrates an
automatic gain control (AGC) circuit which decreases the light to
voltage conversion factor when the average incident optical power is
relatively high.
The EDR 51xx Series are assembled in rugged coaxial packages. They
are available with a connector receptacle or as a single mode fiber
pigtail. Standard choices for connector receptacles are LC, SC and FC. In
addition, the EDR 51xx Series are available in several standard pin-out
configurations. The EDR 51xB is the simplest configuration and
provides a single ended output. The EDR 51xC provides access to the
photodiode current for those customers who need to design an alarm
circuit. The EDR 51xD provides a differential output for higher gain
performance without sacrifice to sensitivity and bandwidth.
| 2
Performance Highlights
The EDR 51x Series offer a sensitivity of better than -36 dBm (EDR 512x) or
-30 dBm (EDR 515x) with appropriate filtering and a minimum overload of
0 dBm (EDR 512x) or -7 dBm (EDR 515x). This large dynamic range makes
these products ideal for both long and short range applications. A time
constant of 4 milliseconds makes the AGC circuit of the EDR 512x models
very stable, even during reception of the longest streams of high or low
logic levels. The EDR 51x Series operate over -40 to +85°C.
The EDR 51x Series provide significant benefits over hybrid designs and
14-pin receivers. Integration of the TIA with the PIN detector onto the TO-46
header reduces parasitic capacitances and lead inductances. The TO-52 cap
hermetically seals the hybrid and provides EMI shielding especially from the
transmitter circuit. These advantages improve sensitivity over designs that
place the amplifier outside the capsule and away from the detector. The
EDR 51x Series, which have four pins, are advantageous over 14-pin receivers
because they require less board space and fewer electrical connections. In
addition, the EDR 51xx Series operate from a single power supply, even in
the pin-out configuration which provides photodiode current monitoring.
The smaller form factor and the need for a single power supply make the
EDR 51x Series a less expensive, high performance alternative to other kinds
of optical receivers.
Typical Applications
The EDR 51xx Series are designed for many applications, including single
mode 155 Mb/s (EDR 512x) and 622 Mb/s (EDR 515x) ATM receivers. The
EDR 51xx Series exceed Long Reach OC-3 (EDR 512x) and OC-12 (EDR
515x) SONET receiver specifications and are ideal for transceiver designs
or board level discrete designs. Applications include receivers for digital
cross connects, digital loop carriers, add/drop multiplexers, optical
network units and switches and routers for LAN and WAN backbones.
EDR 512x
DC Electrical Characteristics and Maximum Ratings
Parameter
Supply Voltage (V
CC
)
Output Offset Voltage
Diff. Output Offset Voltage
1
Supply Current (I
CC
)
Dark Current
2
Optical Input Power
Min
4.5
2.9
Typ
5.0
3.2
80
25
Max
5.5
3.5
50
1
5.0
85
85
25
Units
V
V
mV
mA
nA
mW
°C
°C
V
External Circuitry
When designing the EDR 51xx Series into an optical receiver, standard
high speed printed circuit board design practices should be observed.
For example, bypassing of the power supply is recommended so as to
reduce noise that appears at the output of the PIN-TIA.
If signal traces are relatively long, use impedance matching techniques
to maximize power transfer from the PIN-TIA to its load: for microstrip
design, assume 70 ohms (EDR 512x) and 60 ohms (EDR 515x) as the
output impedance for the PIN-TIA. Note as well that the output of the
PIN-TIA is DC-coupled. Since most applications require AC-coupled
stages, a high-Q RF chip capacitor should be placed on the output of the
module. To eliminate oscillations, the PIN-TIA should be mounted on a
circuit board with a large, low impedance ground plane. All the PIN-TIA
leads should be made as short as possible in order to reduce excess
inductances. As a general rule, receiver bandwidth requirements need
only be greater than about 1/3 of the bit rate at which they are intended
to operate. A receiver for a 155 Mb/s system must have a bandwidth
greater than 110 MHz. A receiver for a 622 Mb/s system must have a
bandwidth greater than 415 MHz. On the other hand, any frequency
component above 110 MHz for 155 Mb/s systems or above 415 MHz for
a 622 Mb/s systems contributes excess noise to the output. The excess
noise needlessly reduces the sensitivity of the receiver. The receiver
designer may therefore improve the PIN-TIA sensitivity by placing a low
pass noise filter on the output.
Operating Temperature
Storage Temperature
Photodiode Voltage (V
pd
)
2
1. Applies to EDR 512D only.
2. Applies to EDR 512C only.
-40
-40
2
EDR 515x
DC Electrical Characteristics and Maximum Ratings
Parameter
Supply Voltage (V
CC
)
Output Offset Voltage
Diff. Output Offset Voltage
3
Supply Current (I
CC
)
Dark Current
4
Optical Input Power
Operating Temperature
Storage Temperature
Photodiode Voltage (V
pd
)
4
3. Applies to EDR 515D only.
4. Applies to EDR 515C only.
Min
3.0
Typ
3.3/5.0
2.0/3.7
7.0
25/35
Max
5.25
Units
V
V
mV
mA
nA
mW
°C
°C
V
12
50
1.0
5.0
85
85
25
-40
-40
2
EDR 51xx Series
Access PIN-TIA Receivers for 155 Mb/s and 622 Mb/s
Ordering Information
Product Number Description
EDR 51xB
EDR 51xC
EDR 51xD
Note:
| 3
Typical Low Pass Noise Filter Design for 155 Mb/s
and 622 Mb/s
PIN - TIA
+V
cc
10
µF
0.1
µF
PIN-TIA with single ended output and case
connected to ground pin
PIN-TIA with access to photodiode current
and case connected to ground pin
PIN-TIA with differential output voltage
NOISE FILTER
L1
0.1
µF
V out
EDR 512B
EDR 515B
hv
TIA
C1
C2
EDR 51xx Series can be ordered in the following packaging options by
adding the appropriate suffix to the base product number as shown
below.
Transistor outline with lensed cap
Single mode (900
µm)
fiber jacket
LC receptacle with 2-hole flange
FC receptacle with 2-hole flange
SC receptacle, dual-mount (panel & board)
SC receptacle, front-mount (panel only)
+V
cc
10
µF
0.1
µF
PIN - TIA
NOISE FILTER
EDR 51xx TL
EDR 51xx FJS
EDR 51xx RLC
EDR 51xx RFC2
EDR 51xx RSC-DM
EDR 51xx RSC-FM
Note:
TIA
L1
0.1
µF
V out
EDR 512C
EDR 515C
hv
C1
100-1K
Ω
10
µF
0.1
µF
C2
EDR 51xx FJS packages can be ordered with the following pigtail
connector options by adding the appropriate suffix to the base product
number as shown below.
900
µm
buffer with FC/SPC connector
900
µm
buffer with SC/SPC connector
900
µm
buffer with LC connector
+V
cc
10
µF
0.1
µF
V
PD
+5V
EDR 51xx FJS FC/SPC
EPM 51xx FJS SC/SPC
EPM 51xx FJS LC
PIN - TIA
NOISE FILTER
L1
0.1
µF
C2
0.1
µF
V out
Electrical Schematics
2 Vcc
Pin
TIA
1 Output
2 V
pd
3 V
cc
Pin
EDR 512D
EDR 515D
3 Vcc
hv
TIA
C1
L2
V out B
TIA
1 Output
1 Output
TIA
2 Output B
3,4 GND (Case)
4 GND (Case)
4 GND (Case)
Access to photodiode
current is provided.
Differential output is
provided.
EDR 512B
EDR 515B
EDR 512C
EDR 515C
EDR 512D
EDR 515D
EDR 512B
EDR 512C
EDR 512D
EDR 515B
EDR 515C
EDR 515D
L1
150 nH
150 nH
120 nH
33 nH
33 nH
30 nH
L2
-
-
120 nH
-
-
30 nH
C1
27 pF
27 pF
18 pF
10 pF
10 pF
5.6 pF
C2
27 pF
27 pF
18 pF
10 pF
10 pF
5.6 pF
Mechanical Dimensions
- All dimensions in mm (nominal)
EDR 51xx RSC-DM
EDR 51xx RSC-FM
TOP VIEW
22.0
18.0
(2) Thru Holes 2.30 diameter
TOP VIEW
22.0
18.0
(2) Thru Holes 2.30 diameter
9.20
9.20
12.75
12.75
6.80
19.45
12.3
15.2
19.8
12.3
15.2
4 Leads
(0.42 O.D. Typ.)
4.20
13.5 Typ.
EDR 512C
EDR 515C
EDR 512D
EDR 515D
7.0
4 Leads
(0.42 O.D. Typ.)
13.5 Typ.
2.2 diameter
EDR 512C
EDR 515C
EDR 512D
EDR 515D
7.0
EDR 512B
EDR 515B
7.0
2.54 diameter
4
1
2.54 diameter
1
2
EDR 512B
EDR 515B
7.0
2.54 diameter
4
1
2.54 diameter
1
2
3
2
BOTTOM VIEW
4
3
BOTTOM VIEW
3
2
BOTTOM VIEW
4
3
BOTTOM VIEW
Note: Critical dimensions meet NTT specifications.
Other dimensions subject to revision.
Note: Critical dimensions meet NTT specifications.
Other dimensions subject to revision.
EDR 51xx Series
Access PIN-TIA Receivers for 155 Mb/s and 622 Mb/s
| 4
Mechanical Dimensions
- All dimensions in mm (nominal)
EDR 51xx RLC
13.1
TOP VIEW
19.0
13.45
2.2 diameter holes with
4.0 diameter counterbore
1.5 deep
EDR 51xx RFC2
17.78
20.45
9.20
M8 x 0.75
7.8
2.67
13.5 Typ
4 Leads
(0.42 O.D. Typ.)
6.0
2.0
7.0
13.5 Typ.
1
13.7
4 Leads
(0.42 O.D. Typ.)
5.4
13.5
4
EDR 512B
EDR 515B
2.54 diameter
4
1
5.60 diameter
3
1
9.6
EDR 512C
EDR 515C
EDR 512D
EDR 515D
2.54 diameter
1
2
2
7.5
EDR 512B
EDR 515B
2
Pin circle
2.54 diameter
9.50 Radius
4
3
EDR 512C EDR 512D
EDR 515C EDR 515D
3
2
4
3
BOTTOM VIEW
BOTTOM VIEW
BOTTOM VIEW
EDR 51xx TL
2.2
➤
EDR 51xx FJS w/ Bracket Option
Optimum point for
fiber coupling power
➤
➤
➤
➤
2
1
➤
4
13.5 Typ.
➤
➤
6.20
2 3
EDR 512 B
EDR 512 C
EDR 512 D
EDR 515 B
EDR 515 C
EDR 515 D
➤
0.45 Diameter Typ.
➤
2.54 Diameter
Bottom View
18.0
7.7 17.0 12.7
➤
➤
45
4
3
2
4.20
5.35
o
1.00
1
1
10.0
➤
4 Leads
(0.45 O.D. Typ.)
➤
➤
➤
4
➤
13.5 Typ.
➤
➤
Leads
(0.45 O.D. Typ.)
BOTTOM VIEW
Precautions for Use
ESD protection is imperative. Use of grounding straps, anti-static
mats, and other standard ESD protective equipment is required
when handling or testing an InGaAs PIN or any other junction
photodiode. Fiber pigtails should be handled with less than
10 N pull and with bending radius greater than 1”. Soldering
temperature of the leads should not exceed 260
o
C for more
than 10 seconds.
Quality Vision
We have a leadership position in the optoelectronic industry with
a vision for excellence in quality. The company is committed to
providing customers with the highest levels of quality and
reliability in design and manufacturing. The top priorities remain
continuous process improvement and total customer satisfaction.
We obtained ISO 9001 certification in 1996. In addition, the
company maintains a strict quality control program to ensure that
all products meet or surpass customer requirements.
JDS Uniphase Corporation
EPITAXX Division
7 Graphics Drive
West Trenton, NJ 08628
Tel
609 538-1800
Fax
609 538-1684
epitaxx@us.jdsuniphase.com
www.jdsuniphase.com
All information contained herein is proprietary and confidential, believed to be accurate and is subject to
change without notice. No responsibility is assumed for its use. JDS Uniphase Corporation, its subsidiaries
and affiliates, or manufacturer, reserve the right to make changes, without notice, to product design, product
components, and product manufacturing methods. Some specific combinations of options may not be
available. Please contact JDS Uniphase for more information. ©JDS Uniphase Corporation. All rights reserved.
10/23/00 Printed in USA
➤
➤
➤
➤
4.7
0.9 O.D. Fiber
2.54 Diameter
1.9
3.60
➤
3
BOTTOM VIEW
Two 2.2 diameter
thru holes
➤
4.0
MB-14
➤
➤
➤
➤
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
