EPM570GM100C5ES datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> EPM570GM100C5ES

EPM570GM100C5ES: DescriptionFlash PLD, PBGA100, 6 X 6 MM, 0.50 MM PITCH, MICRO, FBGA-100; CategoryProgrammable logic devices Programmable logic; File Size1MB，98 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

EPM570GM100C5ES Overview

Flash PLD, PBGA100, 6 X 6 MM, 0.50 MM PITCH, MICRO, FBGA-100

EPM570GM100C5ES Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	BGA
package instruction	BGA,
Contacts	100
Reach Compliance Code	compliant
JESD-30 code	S-PBGA-B100
JESD-609 code	e0
Dedicated input times
Number of I/O lines	76
Number of terminals	100
organize	0 DEDICATED INPUTS, 76 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Programmable logic type	FLASH PLD
Certification status	Not Qualified
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

Preview

Download Datasheet

View All

Section I. MAX II Device

Family Data Sheet

This section provides designers with the data sheet specifications for

MAX

II devices. The chapters contain feature definitions of the internal

architecture, Joint Test Action Group (JTAG) and in-system

programmability (ISP) information, DC operating conditions, AC timing

parameters, and ordering information for MAX II devices.

This section includes the following chapters:

■

Chapter 1. Introduction

Chapter 2. MAX II Architecture

Chapter 3. JTAG & In-System Programmability

Chapter 4. Hot Socketing & Power-On Reset in MAX II Devices

Chapter 5. DC & Switching Characteristics

Chapter 6. Reference & Ordering Information

Revision History

The table below shows the revision history for

Chapters 1

through

Chapter(s)

Date/Version

August 2006, v1.5

July 2006, v1.4

June 2005, v1.3

Changes Made

Minor update to features list.

Minor updates to tables.

Updated timing numbers in Table 1-1.

December 2004, v1.2 Updated timing numbers in Table 1-1.

June 2004, v1.1

August 2006, v1.6

Updated timing numbers in Table 1-1.

Updated functional description and I/O

structure sections.

Altera Corporation

Section I–1

Preliminary

Chapter 1. Introduction

MII51001-1.5

Introduction

The MAX

II family of instant-on, non-volatile CPLDs is based on a

0.18-µm, 6-layer-metal-flash process, with densities from 240 to 2,210

logic elements (LEs) (128 to 2,210 equivalent macrocells) and non-volatile

storage of 8 Kbits. MAX II devices offer high I/O counts, fast

performance, and reliable fitting versus other CPLD architectures.

Featuring MultiVolt™ core, a user flash memory (UFM) block, and

enhanced in-system programmability (ISP), MAX II devices are designed

to reduce cost and power while providing programmable solutions for

applications such as bus bridging, I/O expansion, power-on reset (POR)

and sequencing control, and device configuration control.

The following shows the main sections of the MAX II CPLD Family Data

Sheet:

Section

Page

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2

Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–1

Logic Array Blocks. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–5

Logic Elements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–8

MultiTrack Interconnect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–15

Global Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–20

User Flash Memory Block. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–23

MultiVolt Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–27

I/O Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–28

IEEE Std. 1149.1 (JTAG) Boundary Scan Support . . . . . . . . . . 3–1

In System Programmability . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–4

Hot Socketing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–1

Power-On Reset Circuitry. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–6

Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–9

Timing Model & Specifications . . . . . . . . . . . . . . . . . . . . . . . . 5–10

Device Pin-Outs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6–1

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6–1

Altera Corporation

August 2006

Core Version a.b.c variable

1–1

Preliminary

Recommended Resources

IC4069 simple infrared remote control switch circuit diagram

Double tube emergency fluorescent light circuit three

Self-biased proximity sensor circuit diagram

Dance music lantern circuit-b

Simple Power supply circuit

555 switch buck regulator circuit

0-20V CNC power supply for experiment: [Repost] [backcolor=white][size=12px]When I first learned AVR, I wanted to start by making a practical device, so that I could learn about single-chip microcomputers and get a work. Power supply is an...; 欣之 Analogue and Mixed Signal

EEWORLD University Hall----PID Control Behind Drones: PID control behind the drone : https://training.eeworld.com.cn/course/5482...; Lemontree Integrated technical exchanges

Who has ultrasonic water meter and flow meter circuit: Does anyone have ultrasonic flowmeter and water meter circuit?...; steven321 Analog electronics

Measuring 3D Asymmetric Temperature Field Using Optical Technology: Measuring 3D Asymmetric Temperature Field Using Optical Technology...; feifei Test/Measurement

Ask: VxWorks network card driver (END)?: I found the driver for RTL8169 (PCI interface, 1G network card) in vxWorks6.5, but this driver is based on vxBus. Where can I find the driver for vxWorks5.5? Or what should I do to change the END driv...; greatdoor Real-time operating system RTOS

DSP function call problem: Can the C files under the source file in the DSP project call each other? If so, what should be set or paid attention to?...; aaaaaaxia DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components