EEWORLDEEWORLDEEWORLD

Part Number

Search

81C56

Description
256 X 8 MULTI-PORT SRAM, CDIP40
Categorystorage   
File Size90KB,14 Pages
ManufacturerIntersil ( Renesas )
Websitehttp://www.intersil.com/cda/home/
Download Datasheet Compare View All

81C56 Overview

256 X 8 MULTI-PORT SRAM, CDIP40

HS-81C55RH,
HS-81C56RH
March 1996
Radiation Hardened
256 x 8 CMOS RAM
Description
The HS-81C55/56RH are radiation hardened RAM and I/O
chips fabricated using the Intersil radiation hardened Self-
Aligned Junction Isolated (SAJI) silicon gate technology.
Latch-up free operation is achieved by the use of epitaxial
starting material to eliminate the parasitic SCR effect seen in
conventional bulk CMOS devices.
The HS-81C55/56RH is intended for use with the
HS-80C85RH radiation hardened microprocessor system. The
RAM portion is designed as 2048 static cells organized as 256
x 8. A maximum post irradiation access time of 500ns allows
the HS-81C55/56RH to be used with the HS-80C85RH CPU
without any wait states. The HS-81C55RH requires an active
low chip enable while the HS-81C56RH requires an active high
chip enable. These chips are designed for operation utilizing a
single 5V power supply.
Features
• Devices QML Qualified in Accordance with
MIL-PRF-38535
• Detailed Electrical and Screening Requirements are
Contained in SMD# 5962-95818 and Intersil’ QM Plan
• Radiation Hardened EPI-CMOS
- Parametrics Guaranteed 1 x 10
5
RAD(Si)
- Transient Upset > 1 x 10
8
RAD(Si)/s
- Latch-Up Free > 1 x 10
12
RAD(Si)/s
• Electrically Equivalent to Sandia SA 3001
• Pin Compatible with Intel 8155/56
• Bus Compatible with HS-80C85RH
• Single 5V Power Supply
• Low Standby Current 200µA Max
• Low Operating Current 2mA/MHz
• Completely Static Design
• Internal Address Latches
• Two Programmable 8-Bit I/O Ports
• One Programmable 6-Bit I/O Port
• Programmable 14-Bit Binary Counter/Timer
• Multiplexed Address and Data Bus
• Self Aligned Junction Isolated (SAJI) Process
• Military Temperature Range -55
o
C to +125
o
C
Functional Diagram
IO/M
AD0 - AD7
CE OR CE†
ALE
RD
WR
RESET
TIMER CLK
TIMER OUT
†81C55RH
= CE
81C56RH = CE
TIMER
C
PORT C
8
PC0 - PC5
VDD (10V)
GND
256 x 8
STATIC
RAM
A
PORT A
8
PA0 - PA7
PORT B
B
8
PB0 - PB7
Ordering Information
PART NUMBER
5962R9XXXX01QRC
5962R9XXXX01VRC
5962R9XXXX01QXC
5962R9XXXX01VXC
5962R9XXXX02QRC
5962R9XXXX02VRC
5962R9XXXX02QXC
5962R9XXXX02VXC
HS1-81C55RH/Sample
HS9-81C55RH/Sample
HS1-81C56RH/Sample
HS9-81C56RH/Sample
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
-55
o
C to +125
o
C
-55
o
C to +125
o
C
-55
o
C to +125
o
C
-55
o
C to +125
o
C
-55
o
C to +125
o
C
-55
o
C to +125
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
SCREENING LEVEL
MIL-PRF-38535 Level Q
MIL-PRF-38535 Level V
MIL-PRF-38535 Level Q
MIL-PRF-38535 Level V
MIL-PRF-38535 Level Q
MIL-PRF-38535 Level V
MIL-PRF-38535 Level Q
MIL-PRF-38535 Level V
Sample
Sample
Sample
Sample
PACKAGE
40 Lead SBDIP
40 Lead SBDIP
42 Lead Ceramic Flatpack
42 Lead Ceramic Flatpack
40 Lead SBDIP
40 Lead SBDIP
42 Lead Ceramic Flatpack
42 Lead Ceramic Flatpack
40 Lead SBDIP
42 Lead Ceramic Flatpack
40 Lead SBDIP
42 Lead Ceramic Flatpack
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999
Spec Number
File Number
1
518056
3039.1

81C56 Related Products

81C56 81C55 HS1-81C56RH HS1-81C55RH HS9-81C55RH HS9-81C56RH
Description 256 X 8 MULTI-PORT SRAM, CDIP40 256 X 8 MULTI-PORT SRAM, CDIP40 256 X 8 MULTI-PORT SRAM, CDIP40 256 X 8 MULTI-PORT SRAM, CDIP40 256 X 8 MULTI-PORT SRAM, CDIP40 256 X 8 MULTI-PORT SRAM, CDIP40
How to get the IP address of the domain name under the driver
I used the Daytime example of DriverStudio to write a simple network connection program. The example uses an IP address. How should I write it if I use a domain name? I hope you can give me some advic...
xtechman Embedded System
[Design Tools] Virtex-7 2000T FPGA and Stacked Silicon Interconnect (SSI) Technology
Xilinx Virtex-7 2000T FPGA and Stacked Silicon Interconnect (SSI) Technology FAQSee attachment!...
37°男人 FPGA/CPLD
In WinCE system, can SPI communication be achieved by directly setting registers through application software?
Since I am a beginner in embedded systems, I am confused about driver writing! Recently I want to directly operate the application software to realize SPI communication. The specific source code is as...
随心所欲007 Embedded System
Some experience to make MOS tube work correctly
[i=s]This post was last edited by qwqwqw2088 on 2018-1-3 20:21[/i] What do power engineers fear the most? Machine explosion! It breaks down while in use. The MOS tube explodes for no apparent reason. ...
qwqwqw2088 Analogue and Mixed Signal
Everyone who received TDK gifts, please show off your prizes.
I also participated in TDK's event. The USB flash drive has not arrived yet, but I saw some people in the group got it. Let me show you the goods. Everyone who got it!...
zhaoqibinpp FPGA/CPLD
How to initialize the key port of the power button in C language
How to initialize the key port of the power button in C language...
TH6886 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 947  2720  387  983  925  20  55  8  19  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号