TSC87C52-12IBB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> TSC87C52-12IBB

TSC87C52-12IBB: DescriptionMicrocontroller, 8-Bit, OTPROM, 8051 CPU, 12MHz, CMOS, PQCC44, PLASTIC, LCC-44; CategoryThe embedded processor and controller Microcontrollers and processors; File Size181KB，24 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric View All

TSC87C52-12IBB Overview

Microcontroller, 8-Bit, OTPROM, 8051 CPU, 12MHz, CMOS, PQCC44, PLASTIC, LCC-44

TSC87C52-12IBB Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	LCC
package instruction	QCCJ, LDCC44,.7SQ
Contacts	44
Reach Compliance Code	compliant
Has ADC	NO
Address bus width	16
bit size	8
CPU series	8051
maximum clock frequency	12 MHz
DAC channel	NO
DMA channel	NO
External data bus width	8
JESD-30 code	S-PQCC-J44
JESD-609 code	e0
length	16.55 mm
Humidity sensitivity level	2
Number of I/O lines	32
Number of terminals	44
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
PWM channel	NO
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC44,.7SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Certification status	Not Qualified
RAM (bytes)	256
rom(word)	8192
ROM programmability	OTPROM
Maximum seat height	4.57 mm
speed	12 MHz
Maximum slew rate	20 mA
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	16.55 mm
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER
Base Number Matches	1

Preview

Download Datasheet

View All

TSC87C52

CMOS 0 to 33 MHz Programmable 8–bit Microcontroller

Description

TEMIC’s TSC87C52 is high performance CMOS

EPROM version of the 80C52 CMOS single chip 8 bit

microcontroller.

The fully static design of the TSC87C52 allows to

reduce system power consumption by bringing the clock

frequency down to any value, even DC, without loss of

data.

The TSC87C52 retains all the features of the 80C52 with

some enhancement: 8 K bytes of internal code memory

(EPROM); 256 bytes of internal data memory (RAM);

32 I/O lines; three 16 bit timers one with count–down

and clock–out capability; a 6-source, 2-level interrupt

structure; a full duplex serial port with framing error

detection; a power off flag; and an on-chip oscillator.

The TSC87C52 has 2 software-selectable modes of

reduced activity for further reduction in power

consumption. In the idle mode the CPU is frozen while

the RAM, the timers, the serial port and the interrupt

system continue to function. In the power down mode

the RAM is saved and all other functions are inoperative.

The TSC87C52 is manufactured using non volatile

SCMOS process which allows it to run up to:

33 MHz with VCC = 5 V

10%.

16 MHz with 2.7 V < VCC < 5.5 V.

Features

8 Kbytes of EPROM

Improved Quick Pulse programming algorithm

Secret ROM by encryption

0.8µ SCMOS non volatile process

ONCE Mode

Enhanced Hooks system for emulation purpose

Available temperature ranges:

commercial

industrial

automotive

PDIP40 (OTP)

PLCC44 (OTP)

VQFP44 (OTP)

CQPJ44 (UV erasable)

CERDIP40 (UV erasable)

CQPJ44 (OTP)

CDIL40 (OTP)

256 bytes of RAM

64 Kbytes program memory space

64 Kbytes data memory space

32 programmable I/O lines

Three 16 bit timer/counters including enhanced

timer 2

Programmable serial port with framing error

detection

Power control modes

Two–level interrupt priority

Fully static design

Available packages:

Rev. D – December 14, 1998

TSC87C52

Pin Description

VSS

Circuit ground potential.

VSS1

Secondary ground (not on DIP). Provided to reduce ground bounce and improve power supply by–passing.

Note: This pin is not a substitute for the VSS pin. Connection is not necessary for proper operation.

VCC

Supply voltage during normal, Idle, and Power Down operation.

Port 0

Port 0 is an 8 bit open drain bi-directional I/O port. Port 0 pins that have 1’s written to them float, and in that state can

be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory.

In this application it uses strong internal pullups when emitting 1’s.

Port 0 can sink eight LS TTL inputs.

Port 0 is used as data bus during EPROM programming and program verification.

Port 1

Port 1 is an 8 bit bi-directional I/O port with internal pullups. Port 1 pins that have 1’s written to them are pulled high

by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled

low will source current (IIL, in the DC parameters section) because of the internal pullups.

Port 1 can sink/ source three LS TTL inputs. It can drive CMOS inputs without external pullups.

Port1 also serves the functions of the following special features of the TSC87C52 as listed below:

Port Pin

P1.0

P1.1

Alternate Function

T2 (External Count input to Timer/Counter 2), Clock–Out

T2EX (Timer/Counter 2 Capture/Reload Trigger and direction Control)

Port 1 receives the low–order address byte during EPROM programming and program verification.

Port 2

Port 2 is an 8 bit bi-directional I/O port with internal pullups. Port 2 pins that have 1’s written to them are pulled high

by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled

low will source current (IIL, in the DC parameters section) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external

Data Memory that use 16 bit addresses (MOVX @DPTR). In this application, it uses strong internal pullups when

emitting 1’s. During accesses to external Data Memory that use 8 bit addresses (MOVX @Ri), Port 2 emits the contents

of the P2 Special Function Register.

Port 2 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

Some Port 2 pins receive the high–order address bits and control signals during EPROM programming and program

verification.

Port 3

Port 3 is an 8 bit bi-directional I/O port with internal pullups. Port 3 pins that have 1’s written to them are pulled high

by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled

low will source current (IIL, in the DC parameters section) because of the pullups.

Rev. D – December 14, 1998

TSC87C52

Port 3 also serves the functions of various special features of the TEMIC’s C51 Family, as listed below:

Port Pin

P3.0

P3.1

P3.2

P3.3

P3.4

P3.5

P3.6

P3.7

Alternate Function

RxD (serial input port)

TxD (serial output port)

INT0 (external interrupt 0)

INT1 (external interrupt 1)

T0 (Timer 0 external input)

T1 (Timer 1 external input)

WR (external Data Memory write strobe)

RD (external Data Memory read strobe)

Port 3 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

Some Port 3 pins receive control signals during EPROM programming and program verification.

RST

A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal pull-down

resistor permits Power-On reset using only a capacitor connected to V

. The port pins will be driven to their reset

condition when a minimum VIH1 voltage is applied whether the oscillator is started or not (asynchronous reset).

ALE/PROG

Address Latch Enable output for latching the low byte of the address during accesses to external memory. ALE is

activated as though for this purpose at a constant rate of 1/6 the oscillator frequency except during an external data

memory access at which time one ALE pulse is skipped.

ALE can sink/source 8 LS TTL inputs. It can drive CMOS inputs without external pullup.

If desired, to reduce EMI, ALE operation can be disabled by setting bit 0 of SFR location 8Eh (MSCON). With this

bit set, the pin is weakly pulled high. However, ALE remains active during MOVX, MOVC instructions and external

fetches. Setting the ALE disable bit has no effect if the microcontroller is in external execution mode (EA=0).

Throughout the remainder of this datasheet, ALE will refer to the signal coming out of the ALE/PROG pin, and the

pin will be referred to as the ALE/PROG pin.

PSEN

Program Store Enable output is the read strobe to external Program Memory. PSEN is activated twice each machine

cycle during fetches from external Program Memory. (However, when executing out of external Program Memory, two

activations of PSEN are skipped during each access to external Data Memory). PSEN is not activated during fetches

from internal Program Memory. PSEN can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external

pullup.

EA/VPP

External Access enable. EA must be strapped to VSS in order to enable the device to fetch code from external Program

Memory locations 0000h to FFFFh. Note however, that if any of the Security bits are programmed, EA will be internally

latched on reset.

EA should be strapped to VCC for internal program execution.

This pin also receives the programming supply voltage (VPP) during EPROM programming.

XTAL1

Input to the inverting amplifier that forms the oscillator. Receives the external oscillator signal when an external

oscillator is used.

XTAL2

Output from the inverting amplifier that forms the oscillator. This pin should be floated when an external oscillator

is used.

Rev. D – December 14, 1998

Recommended Resources

Secondary circuit using transistor as silencer

Emitter coupled bistable circuit

Telephone and fax machine protection circuit diagram

555 simple artificial rain sprinkler irrigation automatic control device circuit

Nickel cadmium battery charging circuit

Current measurement circuit using magnetic sensitive components to achieve potential isolation

TMS320F28027: I'm a beginner, looking for TMS320F28027 example code......; cll3712 DSP and ARM Processors

STM32 adc dma mode continuous conversion invalid reason: Because of a small problem, it took a long time to record it. stm32 multiple adc cores use timer trigger, data is only updated once in dma mode HAL_ADC_ConvCpltCallback also only enters once ADC is se...; littleshrimp stm32/stm8

Perpetual calendar based on STM32 RTC: The examples are basically copied from the official perpetual calendar algorithm, and I haven't studied it in depth. The main reason is that the competition requires the use of DS1302. If I use STM32,...; ptwhero stm32/stm8

28335 SPI SLAVE Mode: Hello everyone: I have encountered a difficult problem: 283335 is used as a slave to communicate with AM335X. It is found that no matter the query mode, FIFO, or non-FIFO interrupt, it does not work. ...; shaoxxxxxg DSP and ARM Processors

TI Power Supply Reference Design for Intel Core i3, i5, i7: This reference design is designed to power Intel Core i3, i5, i7...; fxw451 Analogue and Mixed Signal

Analysis of the schematic diagram of infrared diode sensing circuit: 1. Circuit Function Overview 　　The infrared diode sensing circuit can realize that when the hand is close to the infrared transmitting tube and the infrared receiving tube, the buzzer sounds and the L...; Aguilera Analogue and Mixed Signal

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components