302R29N1R0MF4T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 302R29N1R0MF4T

302R29N1R0MF4T: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 3000 V, X7R, 0.0001 uF, SURFACE MOUNT, 1808; CategoryPassive components; File Size211KB，7 Pages; ManufacturerETC

Download Datasheet Parametric View All

302R29N1R0MF4T Overview

CAPACITOR, CERAMIC, MULTILAYER, 3000 V, X7R, 0.0001 uF, SURFACE MOUNT, 1808

302R29N1R0MF4T Parametric

Parameter Name	Attribute value
Maximum operating temperature	125 Cel
Minimum operating temperature	-55 Cel
negative deviation	10 %
positive deviation	10 %
Rated DC voltage urdc	3000 V
Processing package description	CHIP, ROHS COMPLIANT
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
terminal coating	TIN OVER NICKEL
Installation features	SURFACE MOUNT
Manufacturer Series	302R29
size code	1808
capacitance	1.00E-4 uF
packaging shape	RECTANGULAR PACKAGE
Capacitor type	CERAMIC
Terminal shape	WRAPAROUND
Temperature Coefficient	15%
Temperature characteristic code	X7R
multi-layer	Yes

Preview

Download Datasheet

View All

www.johansondielectrics.com

igH

oltage

oly

erm

eramiC

aPaCitors

Standard MLCCs are prone to cracking due to mishandling,

depanelization, and board flexing. In response to customer

requests for higher resistance to mechanical stress, and as

a result of continuous efforts to improve our products, JDI

has introduced PolyTerm

termination ceramic capacitors

to meet those customer requirements for increased

resistance to flexure cracking.

PolyTerm

is a conductive epoxy termination material

loaded with silver, allowing it to absorb much more bending

force than standard termination material. after termination

PolyTerm

parts are nickel and tin plated using the same

process as standard parts. There is no effect on solderability

or capability to withstand the soldering process.

PolyTerm

capacitors are ideal for use in telecom, power

supply, inverter, and modem applications.

100% Sn

External Termination

Ceramic Body

100% Sn

External

Termination

Ni Barrier

PolyTerm

Pd/Ag Internal

Electrodes

eatures

• Lead Free Terminations 100% Sn, Final Termination

• Electrodes: Pd/Ag

• Core Termination: PolyTerm

• Middle Barrier Layer: Ni

• External Termination Layer: 100% Sn

• NP0 and X7R temperature coefficient

• Highly reliable performance

• Industry standard case sizes

rder

302

VOLTAGE

1st two digits are

significant; third

digit denotes

number of zeros to

eg:

302 = 3000 VDCW

R29

CASE SIZE

R15 = 0805

R18 = 1206

S41 = 1210

S43 = 1812

S47 = 2220

S48 = 2225

S49 = 1825

DIELECTRIC

N = NP0

W = x7R

1R0

CAPACITANCE

1st two digits are

significant; third

digit denotes

number of zeros to

eg: 101 = 100 pF

R denotes decimal

eg: 1R0 = 1.0 pF

TOLERANCE

B = ± 0.1 pF

C = ± 0.25 pF

D = ± 0.5 pF

J = ± 5%

K = ± 10%

M = ± 20%

TERMINATION

F = PolyTerm

MARKING

4 = Unmarked

TAPE CODE

E = 7” Plastic

T = Paper 7” reel

Safety Certified capacitor p/ns end with

“-****-SC” and are rated at 250 Volts aC.

Example Part Number: 302R29N1R0CF4E

15191 Bledsoe Street, Sylmar, California 91342 • (818) 364-9800• Fax (818) 364-6100

Recommended Resources

Thyristor triggered interface circuit a

A cascade amplifier consisting of a grounded source and common base amplifier

Alarm type binary password control lock circuit

Gongtai GT-JDG1 through-core protection circuit

Experimental stabilized power supply circuit diagram

MB3730 power amplifier circuit

CPLD Implementation of Reset Logic and CPM Protocol Switching in MPC850: [b]Abstract: [/b]This paper introduces the overall scheme of using CPLD to assist in the design of complex logic functions of MPU in embedded systems, and gives the implementation scheme and design po...; songbo FPGA/CPLD

[V] [FPGA Learning Series - NIOS] Soft core is also crazy 2 - Hello World, here I come: [align=left][color=#000000]We have established the first [font=Calibri]NIOS II[/font] project, so the next step is to develop the corresponding software for [font=Calibri]NIOS II[/font]. [/color][/ali...; kdy FPGA/CPLD

How to connect mif files with other modules in VHDL?: How to connect mif files with other modules in VHDL? How to read rom in VHDL?...; infrasonic2009 FPGA/CPLD

Can a 20-second square wave be obtained using a monostable integrated chip?: I want to make a circuit to control the on and off of a light emitting diode, on for 20 seconds and off for the other 20 seconds. Can this be achieved using a monostable chip such as a 555 timer?...; LDLD DIY/Open Source Hardware

Want to know the external interrupt response time of 430: Now I want to count the 4 external pulses independently. The 430 does not provide so many external pulse input ports. Since the timing requirement is not high, I want to use the external interrupt pin...; ywchen03 Microcontroller MCU

The most popular USB Type-C, if you don't understand these terms and functions, you will be out: [align=left][color=rgb(62, 62, 62)]As this technology takes a leap forward, you may hear a few new terms. While these new terms may sound a little strange at first, they will become less strange after...; maylove Analogue and Mixed Signal

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components