EEWORLDEEWORLDEEWORLD

Part Number

Search

VI-R3MLZ-XXXX

Description
DC-DC Regulated Power Supply Module, 3 Output,
CategoryPower/power management    The power supply circuit   
File Size259KB,4 Pages
ManufacturerVICOR
Websitehttp://www.vicorpower.com/
Download Datasheet Parametric View All

VI-R3MLZ-XXXX Overview

DC-DC Regulated Power Supply Module, 3 Output,

VI-R3MLZ-XXXX Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codenot_compliant
ECCN codeEAR99
Analog Integrated Circuits - Other TypesDC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage60 V
Minimum input voltage42 V
Nominal input voltage48 V
JESD-30 codeR-XDFM-P9
JESD-609 codee0
Number of functions1
Output times3
Number of terminals9
Maximum output voltage11 V
Minimum output voltage5 V
Nominal output voltage10 V
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
surface mountNO
Terminal surfaceTIN LEAD
Terminal formPIN/PEG
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Fine-tuning/adjustable outputYES
Base Number Matches1
The news of the train ticket transfer was posted, and the result was terrible.
Because I bought the duplicate train ticket, I posted the transfer information on Ganji.com. Within a minute, the first call came in, and my phone never stopped ringing. During the call, there was a b...
向农 Talking
About the power-down mode of 51 single-chip microcomputer
A question about interrupts! Please answer it! The example requires to enable two external interrupts, set the low level to trigger the interrupt, use the timer technology and display the first two di...
h496097962 51mcu
msp430F449 ADC12 routine
The information contains various ways to use ADC12, I hope it will bring convenience to everyone!...
muyilight Microcontroller MCU
The simplest DDS program
The dds program implemented in Verilog is relatively simple, but the function is realized. The DDS output is designed to be 10 bits and the accumulator is designed to be 24 bits. Of course, these are ...
shun333 FPGA/CPLD
Watch JD Live and win a new Tektronix oscilloscope!
Has everyone watched the recent technical live broadcast ?Today I will share with you a live broadcast where you have a chance to win a new Tektronix TBS2000B oscilloscope!Click this link and fill in ...
eric_wang Integrated technical exchanges
Embedded Opening Method Book Transfer
Embedded books for sale IBM PC Assembly Language and Programming (4th Edition) Embedded Development Bible and books on C language, C++, FreeBSD, LINUX, UNIX...
ttplay Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 346  1853  1353  2428  2747  7  38  28  49  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号