EEWORLDEEWORLDEEWORLD

Part Number

Search

RN5VL52CTL

Description
Power Supply Support Circuit, Fixed, 1 Channel, CMOS, PDSO5, MINI, PLASTIC, SOT-23, 5 PIN
CategoryPower/power management    The power supply circuit   
File Size62KB,6 Pages
ManufacturerRICOH Electronic Devices Co., Ltd.
Download Datasheet Parametric View All

RN5VL52CTL Overview

Power Supply Support Circuit, Fixed, 1 Channel, CMOS, PDSO5, MINI, PLASTIC, SOT-23, 5 PIN

RN5VL52CTL Parametric

Parameter NameAttribute value
Parts packaging codeSOT-23
package instructionLSSOP,
Contacts5
Reach Compliance Codeunknown
ECCN codeEAR99
Adjustable thresholdNO
Analog Integrated Circuits - Other TypesPOWER SUPPLY SUPPORT CIRCUIT
JESD-30 codeR-PDSO-G5
length2.9 mm
Number of channels1
Number of functions1
Number of terminals5
Maximum operating temperature80 °C
Minimum operating temperature-30 °C
Package body materialPLASTIC/EPOXY
encapsulated codeLSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Certification statusNot Qualified
Maximum seat height1.3 mm
Maximum supply current (Isup)0.0051 mA
Maximum supply voltage (Vsup)10 V
Minimum supply voltage (Vsup)1.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL EXTENDED
Terminal formGULL WING
Terminal pitch0.95 mm
Terminal locationDUAL
width1.6 mm
Base Number Matches1
EDA Experiment Textbook
...
wzt FPGA/CPLD
msp432 record 2-uart and display usage
The SDK explains it very clearly. It should be noted that the display can be output in different types. For now, we will use the serial port. You can also use LCD, Host, debug and other output types. ...
fish001 Microcontroller MCU
[EEWORLD 7th Community Star] September’s star is finally here (just released on November 3, still hot)
First of all, I would like to apologize to everyone here for not announcing the results of the September celebrity selection. Mainly in order to allow celebrity netizens to get the best gifts, we are ...
EEWORLD社区 Suggestions & Announcements
Clock Constraint Problems in Real-Time Video Acquisition and Transmission System Based on FPGA
I am working on a video acquisition and transmission system based on FPGA. The board is DE2-115, the camera has 500W pixels, and it is programmed in VerilogHDL in Quratus II and downloaded to the boar...
学堂猫猴子 FPGA/CPLD
[AB32VG1 Development Board Review] RTC Electronic Clock
[i=s]This post was last edited by jinglixixi on 2021-9-15 00:15[/i]AB32VG1 is equipped with an RTC timer. Using it to measure time can avoid the problem of base conversion in timing. Combining RTC wit...
jinglixixi Domestic Chip Exchange
Common digital circuit Verilog language expression
Level-sensitive 1-bit data latchmodule latch_1(q,d,clk); output q; input d,clk; assign q = clk ? d : q; //When the clock signal is high, latch the input dataendmodule 1 -bit data latch with set and re...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 950  1411  686  2347  859  20  29  14  48  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号