EEWORLDEEWORLDEEWORLD

Part Number

Search

IDTCV133PA

Description
Processor Specific Clock Generator, 400MHz, PDSO56, TSSOP-56
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size140KB,26 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDTCV133PA Overview

Processor Specific Clock Generator, 400MHz, PDSO56, TSSOP-56

IDTCV133PA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeTSSOP
package instructionTSSOP-56
Contacts56
Reach Compliance Codenot_compliant
ECCN codeEAR99
JESD-30 codeR-PDSO-G56
JESD-609 codee0
length14 mm
Humidity sensitivity level1
Number of terminals56
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency400 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP56,.3,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)240
power supply3.3 V
Master clock/crystal nominal frequency14.31818 MHz
Certification statusNot Qualified
Maximum seat height1.1 mm
Maximum slew rate400 mA
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperature20
width6.1 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches1
IDTCV133
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
COMMERCIAL TEMPERATURE RANGE
PROGRAMMABLE FLEXPC
CLOCK FOR P4 PROCESSOR
IDTCV133
FEATURES:
DESCRIPTION:
• Power management control suitable for notebook applications
• One high precision PLL for CPU, SSC and N programming
• One high precision PLL for SRC/PCI, supports 100MHz output
frequency, SSC and N programming
• One high precision PLL for LVDS. Supports 100/96MHz output
frequency, SSC programming
• One high precision PLL for 96MHz/48MHz
• Band-gap circuit for differential outputs
• Support spread spectrum modulation, –0.5 down spread and
others
• Support SMBus block read/write, index read/write
• Selectable output strength for REF
• Allows for CPU frequency to change to a slower frequency to
conserve power when an application is less execution-
intensive
• Smooth transition for N programming
• Available in TSSOP package
IDTCV133 is a 56 pin clock device, incorporating both Intel CK410M and
CKSSCD requirements, for Intel advance P4 processors. The CPU output
buffer is designed to support up to 400MHz processor. This chip has four PLLs
inside for CPU, SRC/PCI, LVDS, and 48MHz/DOT96 IO clocks. This device
also implements Band-gap referenced I
REF
to reduce the impact of V
DD
variation
on differential outputs, which can provide more robust system performance.
Each CPU/SRC/LVDS has its own Spread Spectrum selection.
OUTPUTS:
KEY SPECIFICATION:
2*0.7V current –mode differential CPU CLK pair
5*0.7V current –mode differential SRC CLK pair
One CPU_ITP/SRC selectable CLK pair
6*PCI, 2 free running, 33.3MHz
1*96MHz, 1*48MHz
1*REF
One 100/96 MHz differential LVDS
• CPU CLK cycle to cycle jitter < 100ps
• SRC CLK cycle to cycle jitter < 125ps
• PCI CLK cycle to cycle jitter < 500ps
FUNCTIONAL BLOCK DIAGRAM
PLL1
SSC
N Programmable
CPU[1:0]
CPU CLK
Output Buffer
Stop Logic
X1
XTAL
Osc Amp
CPU_ITP/SRC7
I
REF
REF
LVDS CLK
Output Buffer
Stop Logic
I
REF
ITP_EN
LVDS
X2
SDATA
SCLK
SM Bus
Controller
PLL2
SSC
PLL3
SSC
N Programmable
V
TT_
P
WRGD
#/PD
SEL100/96#
CLKREQA#
CLKREQB#
FSA.B.C
PCI_STOP#
CPU_STOP#
Control
Logic
PLL4
SEL
100/96MHz
SRC CLK
Output Buffer
Stop Logic
SRC[5:1]
PCI[3:0], PCIF[1:0]
I
REF
48MHz
48MHz/96MHz
Output BUffer
DOT96
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
1
© 2005 Integrated Device Technology, Inc.
JANUARY 2005
DSC 6564/13
VxWorks eventReceive
Does anyone know about eventReceive? What does the first parameter mean? A task can be synchronized with multiple tasks. Does the first parameter represent the task ID of the receiving event, the task...
ppm009 Real-time operating system RTOS
Urgent!!! About countdown board design
Dear experts, I can't design the countdown card for 14 people. I don't know which 14 people they are. Thank you in advance!!...
zlywheng Embedded System
Since T0 is the timer specified by 51, it should not be possible to define it as a global variable, but it can be defined. What's going on?
Since T0 is a timer specified by 51, it should not be possible to define it as a global variable, but it can be defined. Why? $ep T0 EQU 13 LF EQU 10 PUBLIC START SAMP SEGMENT CODE ;ssfs RSEG SAMP STA...
meiwenbin Embedded System
Alcohol testing module attached to GPS, MP3 and other related products
GPS, MP3, MP4 or other related products add alcohol testing function. Now our company has specially designed and developed a 10mm square module. It can be realized by only changing a few software and ...
tyh105 Automotive Electronics
Request a CPLD Development Board Schematic!
I would like to ask you to give me a simple CPLD development board schematic. I want to learn hardware circuits and CPLD minimum systems. Please send it to [email]sxfyzhengtao@sina.com[/email] Thank y...
简小韬韬 FPGA/CPLD
FPGA Design Practice.pdf
FPGA Design Practice.pdf...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1917  2026  2232  1930  2330  39  41  45  47  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号