EEWORLDEEWORLDEEWORLD

Part Number

Search

SV04AA161KARTR1

Description
Ceramic Capacitor, Multilayer, Ceramic, 1000V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.00016uF, Through Hole Mount, 4520, RADIAL LEADED, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size222KB,3 Pages
ManufacturerAVX
Environmental Compliance  
Download Datasheet Parametric View All

SV04AA161KARTR1 Overview

Ceramic Capacitor, Multilayer, Ceramic, 1000V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.00016uF, Through Hole Mount, 4520, RADIAL LEADED, ROHS COMPLIANT

SV04AA161KARTR1 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAVX
package instruction, 4520
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.00016 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high5.59 mm
JESD-609 codee3
length11.4 mm
Manufacturer's serial numberSV
Installation featuresTHROUGH HOLE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formRadial
method of packingTR
positive tolerance10%
Rated (DC) voltage (URdc)1000 V
seriesSV
size code4520
surface mountNO
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn)
Terminal pitch7.62 mm
Terminal shapeWIRE
width5.08 mm
Base Number Matches1
High Voltage MLC Radials (SV Style)
Application Information on High Voltage MLC Capacitors
High value, low leakage and small size are difficult parameters
to obtain in capacitors for high voltage systems. AVX special
high voltage MLC radial leaded capacitors meet these
performance characteristics. The added advantage of these
capacitors lies in special internal design minimizing the electric
field stresses within the MLC. These special design criteria
result in significant reduction of partial discharge activity within
the dielectric and having, therefore, a major impact on long-
term reliability of the product. The SV high voltage radial
capacitors are conformally coated with high insulation
resistance, high dielectric strength epoxy eliminating the
possibility of arc flashover.
The SV high voltage radial MLC designs exhibit low ESRs at
high frequency. The same criteria governing the high voltage
design carries the added benefits of extremely low ESR in
relatively low capacitance and small packages. These
capacitors are designed and are ideally suited for applications
such as snubbers in high frequency power converters,
resonators in SMPS, and high voltage coupling/DC blocking.
C0G Dielectric
General Specifications
Capacitance Range
10 pF to .15 μF
(+25°C, 1.0 ±0.2 Vrms at 1kHz,
for ≤100 pF use 1 MHz)
Capacitance Tolerances
±5%; ±10%; ±20%
Operating Temperature Range
-55°C to +125°C
Temperature Characteristic
0 ± 30 ppm/°C
Voltage Ratings
600 VDC thru 5000 VDC (+125°C)
Dissipation Factor
0.15% max.
(+25°C, 1.0 ±0.2 Vrms at 1kHz,
for ≤100 pF use 1 MHz)
Insulation Resistance
(+25°C, at 500V)
100K MΩ min. or 1000 MΩ-μF min.,
whichever is less
Insulation Resistance
(+125°C, at 500V)
10K MΩ min., or 100 MΩ-μF min.,
whichever is less
Dielectric Strength
120% rated voltage, 5 seconds
Life Test
100% rated and +125°C
X7R Dielectric
General Specifications
Capacitance Range
100 pF to 2.2 μF
(+25°C, 1.0 ±0.2 Vrms at 1kHz)
Capacitance Tolerances
±10%; ±20%; +80%, -20%
Operating Temperature Range
-55°C to +125°C
Temperature Characteristic
±15% (0 VDC)
Voltage Ratings
600 VDC thru 5000 VDC (+125°C)
Dissipation Factor
2.5% max.
(+25°C, 1.0 ±0.2 Vrms at 1kHz)
Insulation Resistance
(+25°C, at 500V)
100K MΩ min., or 1000 MΩ-μF min.,
whichever is less
Insulation Resistance
(+125°C, at 500V)
10K MΩ min., or 100 MΩ-μF min.,
whichever is less
Dielectric Strength
120% rated voltage, 5 seconds
Life Test
100% rated and +125°C
74
About Digital Signal Processing on FPGA
I am studying digital signal processing in FPGA and would like to find some relevant information.[if gte mso 9]>MicrosoftInternetExplorer402DocumentNotSpecified7.8Normal0MicrosoftInternetExplorer402Do...
白丁 FPGA/CPLD
Several ways to solve the problem of insufficient code space in STM8
The development environment used is IAR 1. Increase the optimization level Project Options -> C/C++ compiler-> optimizations 2. If you use the ST driver library, find USE_FULL_ASSERT and disable it, w...
gglong77 stm32/stm8
Looking for a usbblaster driver for quartus 12.0
Please pack and send it to my email address, thank you [email]qz880818@sina.com[/email]...
CMika FPGA/CPLD
ESD laptop restart
When conducting an ESD test on the notebook C component, the notebook will restart. Does it affect the restart circuit?...
DELL_530 PCB Design
Can z-stack have multiple coordinators in the same PANID? Why?
Can z-stack have multiple coordinators in the same PANID? Why?...
gbjj123 RF/Wirelessly
【Play with C2000 Launchpad】 2. Familiar with CCS environment development 1
[align=left]【Play around with C2000 Launchpad】 [/font]2. Familiarize yourself with the CCS development environment 1[/font][/align][align=left]Reference 1 is Example_2802xGpioToggle.c Create a new pro...
蓝雨夜 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2861  929  710  2762  1405  58  19  15  56  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号