BZV18/D0611/38 datasheet, PDF - EEWORLD Datasheet

BZV18/D0611/38: DescriptionMains Power Connector, 6A, 250V, Female and Male; CategoryThe connector The connector; File Size57KB，1 Pages; ManufacturerBULGIN; Websitehttp://www.bulgin.co.uk/; Environmental Compliance

Download Datasheet Parametric View All

BZV18/D0611/38 Overview

Mains Power Connector, 6A, 250V, Female and Male

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	BULGIN
Reach Compliance Code	compliant
Connector type	MAINS POWER CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	FEMALE AND MALE
Contact material	NOT SPECIFIED
Coupling type	SNAP
DIN compliance	NO
IEC compliance	NO
MIL compliance	NO
Power Connector Ratings	6A, 250V
Manufacturer's serial number	BZV
Installation type	PANEL
Total number of contacts	6
Base Number Matches	1

How to design a delay device using VHDL: The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? Thank you!...; eeleader-mcu FPGA/CPLD

Embedded: I heard that embedded systems are very popular recently... But I still don't know what embedded systems are for? It seems that there are ARM and Linux directions, etc. If I want to get involved in thi...; lindandaixu ARM Technology

MOJO V3 ISE Engineering: ISE newly built MOJO V3 projectStep 1: Launch ISEStep 2: Create a new projectStep 3: Create a new fileStep 4: SynthesisStep 5: Set the pins and save them casually, and then modify the UCF fileAfter ed...; xutong FPGA/CPLD

Beaglebone peripheral circuit design driver code modification: Modified according to TI Android ICS 4.0.3 DevKitV3.0.1 AM335x EMV-SK Sources. [b]1 Modify to support the user indicator light on beaglebone:[/b] Modified source code location: [color=#000][font=Helve...; 523335234 DSP and ARM Processors

Let's take a look at the operation panel of the old inverter: As shown in the figure below, the main control chip in this operation board is STC89LE52, and the communication with the device is in the form of a serial port. In order to ensure the reliability of c...; wugx 51mcu

Tips for Improving Timing and FPGA Resource Utilization: 1. If a signal is generated by multiple signals through complex combinational logic and timing logic, then the combinational logic should be evenly distributed in front of each reg variable. It should...; eeleader FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components