EEWORLDEEWORLDEEWORLD

Part Number

Search

AHT-0.4MHZ-N-C-A-G

Description
TTL Output Clock Oscillator, 0.4MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, METAL, GULLWING, DIP-8/4
CategoryPassive components    oscillator   
File Size632KB,2 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

AHT-0.4MHZ-N-C-A-G Overview

TTL Output Clock Oscillator, 0.4MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, METAL, GULLWING, DIP-8/4

AHT-0.4MHZ-N-C-A-G Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAbracon
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
Installation featuresSURFACE MOUNT
Nominal operating frequency0.4 MHz
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
Oscillator typeTTL
Output load10 TTL
physical size13.2mm x 13.2mm x 5.5mm
longest rise time10 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry40/60 %
Base Number Matches1
TTL OUTPUT HALF SIZE DIP CRYSTAL CLOCK OSCILLATOR
AHT Series
FEATURES:
• Hermetically sealed metal package
• TTL output
• Case ground for EMI protection
• Tri-state Enable/Disable options
APPLICATIONS:
• Provide clock signals for microprocessors and digital circuits
• TTL output for low EMI applications
Pb
RoHS
Compliant
13.2 x 13.2 x 5.5mm
| | | | | | | | | | | | | | |
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency:
Operating temperature:
Storage temperature:
Overall frequency stability*:
Supply voltage (Vdd):
Input current:
Symmetry:
Rise and Fall Times (Tr/Tf):
Output load:
Output Voltage:
Tri State Function:
Output Disable/ Enable time:
Start-up-time:
AHT Series
400kHz to 160MHz
0°C to +70°C (see options)
- 55°C to + 125°C
± 100ppm max. (see options)
5.0Vdc ± 10%
See Table 1
40/60% max. (see option)
See Table 1
10 TTL max.
VOH = 0.9 * Vdd min.
VOL = 0.1* Vdd max.
"1" (VIH >= 2.4 Vdc) or open: Oscillation
"0" (VIL < 0.4V): Hi Z
100 ns max. (for Option "-A" ONLY)
10 to 35 ms max
Table 1
MHz
400.000kHz
F <2 4 .9 9 9 MHz
25.000Hz
F <1 0 0 .0 0 0 MHz
100.000kHz
F <1 6 0 .0 0 0 MHz
mA
20
40
80
Rise/Fall time
ns
10
5
4
* Overall frequency stability includes initial tolerance, temperature stability, and aging.
OPTIONS & PART IDENTIFICATION:
(Left blank if standard)
AHT - Frequency -
-
- -
-
Temperature Options
I
0 °C to +5 0 °C
D
-1 0 °C to +6 0 °C
E
-2 0 °C to +7 0 °C
F
-3 0 °C to +7 0 °C
N
-3 0 °C to +8 5 °C
L
-4 0 °C to +8 5 °C
Symmetry Options
S
4 5 /5 5 % @ 1 /2 Vd d
Tristate Enable Funct
A
Tristate Function
Freq. Stability
J*
±2 0 p p m m a x.
R
±2 5 p p m m a x.
K
±30 ppm max.
H
±35 ppm max.
C
±50 ppm max.
*Temp option I, D, and E only
Value Added Option
G
G u ll Win g
G2
G u ll Win g
G HT
Gull Wing Reflow
Q45
0 .4 5 (1 1 .4 3 )
Q40
0 . 4 0 (1 0 . 1 6 )
Q35
0 .2 5 (8 .8 9 )
Q30
0.30(7.62)
Q25
0.25(6.35)
Q20
0.20(5.08)
Q15
0 .1 5 (3 .8 1 )
Q10
0 .1 0 (2 .5 4 )
ABRACON IS
ISO9001:2008
CERTIFIED
Revised: 10.23.10
30332 Esperanza, Rancho Santa Margarita, California
92688
tel 949-546-8000| fax 949-546-8001
www.abracon.com
|
Visit
www.abracon.com
for Terms & Conditions of Sale
When DC is applied to one side, why is the duty cycle of the output of AD7401A not constant and different from the clock frequency?
When DC is applied to one side, why is the duty cycle of the output of AD7401A not constant and different from the clock frequency?...
dsp爱好者 ADI Reference Circuit
【Signal Processing】Heat dissipation design of FPGA and DSP signal processing systems
As system performance continues to improve, system power consumption also increases. How to effectively dissipate heat in the system and control the system temperature to meet the normal working condi...
hangsky FPGA/CPLD
Has anyone tested the baud rate with an oscilloscope? Only a logic analyzer can test it.
Has anyone tested the baud rate with an oscilloscope? Only a logic analyzer can test it....
QWE4562009 MCU
【Book Collection】High-speed digital circuit design
[b]Contents: [/b] 1. High-speed digital circuit design 2. Electromagnetic compatibility...
wzt Analog electronics
kitl是否正常啟動?
最後發生timeout,這樣kitl還有起來嗎*******Beginning System Initialization*******Run Mode= 208 MHz Turbo Mode = 2.5 * Run Mode MemClk= 104 MHz Bus Mode= FAST SDCLK[1]= MemClk(SDRAM Clk) SDCLK[0]= MemClk/4 (Sync. F...
qqwo Embedded System
Exploring the mystery of China's IC design development (VI): How to achieve technological innovation
How to achieve technological innovationTechnological innovation is a whole process of hierarchical economic activities with the basic characteristics of starting from creative technological conception...
天天谈芯 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 588  2092  2240  2573  2047  12  43  46  52  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号