DFNS2-KHZ16.384MHZXE32D datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> DFNS2-KHZ16.384MHZXE32D

DFNS2-KHZ16.384MHZXE32D: DescriptionHCMOS/TTL Output Clock Oscillator, 16.384MHz Nom, MINIATURE, SMD, 4 PIN; CategoryPassive components oscillator; File Size31KB，1 Pages; ManufacturerCTS; Environmental Compliance

Download Datasheet Parametric View All

DFNS2-KHZ16.384MHZXE32D Overview

HCMOS/TTL Output Clock Oscillator, 16.384MHz Nom, MINIATURE, SMD, 4 PIN

DFNS2-KHZ16.384MHZXE32D Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	CTS
Reach Compliance Code	compliant
Other features	TRI-STATE ENABLE/DISABLE FUNCTION
maximum descent time	7 ns
Frequency Adjustment - Mechanical	NO
frequency stability	15%
Installation features	SURFACE MOUNT
Nominal operating frequency	16.384 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	HCMOS/TTL
Output load	10 TTL, 50 pF
physical size	14.8mm x 9.1mm x 5.9mm
longest rise time	7 ns
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
maximum symmetry	60/40 %
Base Number Matches	1

Preview

Download Datasheet

View All

FREQUENCY CONTROL PRODUCTS

STRATUM IV SMD MINIATURE PRECISION OSCILLATOR

DFN S2-K (5 V) & DFN S2-L (3.3 V)

KEY FEATURES

2 to 80 MHz

Stratum IV compliant over -40 to 85°C

APPLICATIONS

Stratum IV and IVE

Function

Enable/Disable

Gnd

Output

Vcc

3.2±0.2

5.3±0.1

7.2±0.2

5.08

0.9

DFN S2

2.4

5.08

PC board footprint

1.4

TYPE

Frequency Range

Standard Frequencies

DFN S2-KHZ

DFN S2-LHZ

2 to 80 MHz

12.8; 16.384; 19.44; 20; 38.88; 34.368; 44.736; 51.84 & 77.76 MHz

ELECTRICAL SPECIFICATIONS

supply voltage

supply current (no load)

≤

25 MHz

≤

70 MHz

> 70 MHz

5V±5%

≤

20 mA

≤

40 mA

≤

70 mA

HCMOS 50 pF or 10 TTL

≤

25 MHz

HCMOS 15 pF > 25 MHz

40/60...60/40 % @ 50% level

10 to 90 %

≤

7 ns up to 25 MHz

≤

3 ns > 25 MHz

≥

4.5 V/

≤

0.5 V

≤

1 ps RMS ( f= 50 MHz)

high or open = enable, low = high Z

≤

10 ms @ 4.5 V

3.3 V ± 5 %

≤

10 mA

≤

15 mA

≤

35 mA

HCMOS 15 pF

output load

duty cycle

rise/fall times (HCMOS @ 15 pF load)

high/low levels

Jitter RMS (1 kHz to 20 MHz)

tri-state output on pin 1

start up

40/60...60/40 % @ 50% level

10 to 90 %

≤

7 ns up to 25 MHz

≤

3 ns > 25 MHz

≥

2.8 V/

≤

0.3 V

≤

1 ps RMS (f = 50 MHz)

high or open = enable, low = high Z

≤

10 ms @ 3.15 V

FREQUENCY STABILITY

type

temperature

range

model

code

temperature

detailed tolerances [ ppm ]

stability versus:

Vcc ± 5 %

ageing

± 10 typ.

over

20 years

overall

stability

≤

± 32 over

20 years

calibration

@ 25°C

Telcordia GR-1244 CORE Stratum IV or IVE

all types

0 to 70°C XB32D

-20 to 70°C XC32D

-40 to 85°C XE32D

CODE

± 15 typ.

± 1.5 typ.

± 5 typ.

OPTIONS

tight symmetry (f

≤

50 MHz)

45/55...55/45 %

ORDERING CODE

Example

TYPE

DFN S2 SIV

REVISION

type + option code + frequency + temperature code

DFN S2-LHZ 19.44 MHz XC32D

CHECKED

DATE

10.10.2004

PAGE

2.0

Recommended Resources

Precision tone generator for instrument tuning

Electric massager circuit

Electrical schematic diagram of B220 gantry planer (1)

Shanghai brand JC-51 dimming desk lamp circuit diagram

LM2575-5.0 step-down switching regulator basic application circuit diagram

PPM UAA4009 decoding circuit

Basic salary + commission + bonus, please hire Linux Wince software and hardware cooperation experts: Industry PDA R&D and sales ARM7 ARM9 ARM11 hardware platform WINCE LINUX software platform QQ: 1459635026 Guangdong area is preferred....; 2512a2512 Linux and Android

SNMP protocol development: Now I want to implement the SNMP protocol on the switch. After reading some information, I am still confused and don't know how to start. Can anyone who has done it before please tell me what the spec...; guanliheng Embedded System

Software Phase-Locked Method of DSP2812: [size=3]1. Phase-locked loop The meaning of phase-locked loop is the automatic control of phase synchronization. The automatic control closed-loop system that can complete the phase synchronization of...; Jacktang DSP and ARM Processors

C language word version (Tan Haoqiang): Let’s study together....; haiming627 MCU

Sell or exchange a xilinx spartan 3e board: I have a xilinx spartan 3e development board, the original one. Because the teacher gave me another board, this one has been idle for a long time. I can sell it or exchange it. If I sell it, I think 9...; xiangxiaowei Buy&Sell

The single-chip microcomputer GD32 uses the on-chip DAM method to access the DDR3 memory via the EXMC interface, with FPGA bridging in the middle: The single-chip microcomputer GD32 is connected to the FPGA through its own bus EXMC, and the FPGA has an external DDR3 memory. In order to enable GD32 to quickly access DDR3, the DMA channel inside G...; yupc123 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components