EEWORLDEEWORLDEEWORLD

Part Number

Search

DSO321SNGC-80.000MHZ

Description
Oscillator,
CategoryPassive components    oscillator   
File Size206KB,1 Pages
ManufacturerDaishinku Corp.
Websitehttp://www.kds.info/
Download Datasheet Parametric View All

DSO321SNGC-80.000MHZ Overview

Oscillator,

DSO321SNGC-80.000MHZ Parametric

Parameter NameAttribute value
MakerDaishinku Corp.
Reach Compliance Codeunknown
Base Number Matches1
SMD Crystal Oscillators
DSO221SN/DSO321SN
■Features
Low voltage operation: 0.9V/1.3V/1.5VTyp.
Available frequency range : 1.5625∼80MHz
Pb-Free
Low profile: 0.815mm
(DSO221SN), 1.1mm
(DSO321SN)
■Applications
PC, PDA, Memory module, USB, peripherals
DSC, DVC
[Function Code½
RoHS Compliant
DSO221SN E C
WiMAX, Bluetooth, Wireless-LAN
Mobile phones, Silicon audio player
E:1.5V
A: ±100×10
−6
Actual size DSO221SN   DSO321SN
[Type½
DSO321SN
DSO221SN
3225 size
2520 size
F:1.3V
G:0.9V
B: ± 50×10
−6
C: ± 30×10
−6
D: ± 25×10
−6
E: ± 20×10
−6
■ Standard Specification
Function Code
Item
When requesting the product, please select the model and function code of your request.
Output Frequency
Range
(MHz)
1.5625≦fo≦80
Spec.
Legend
min.
+1.4
+1.2
+0.8
45
V
CC
×0.9
V
CC
×0.8
tpj
4
2000pcs./reel
(φ180)
Typ.
+1.5
+1.3
+0.9
50
5
7
40
60
70
98
max.
+1.6
+1.4
+1.0
±100
±50
±30
±25
±20
1.3
2.0
4.2
0.8
1.2
1.9
10
15
55
V
CC
×0.1
4
8
V
CC
×0.2
10
2
2
ps
Unit
V
−40∼+85℃
−10∼+70℃
−20∼+70℃
(Standard Operating
−10∼+70℃
mA
No Load
mA
μA
pF
%
V
ns
V
μs
ms
ps
ps
ps
σ
Peak to peak
tDJ + n*tRJ
n=14.1(BER=1*10
−12
) 
(2)
fo
offset 12kHz∼5MHz
fo
offset 12kHz∼20MHz
fo
offset 12kHz∼5MHz
fo
offset 12kHz∼20MHz
10∼90%
V
CC
Level
Condition
Supply
Voltage
E
F
G
E, F
Frequency
tolerance
A
B
C
D
E
Supply Voltage
V
CC
Frequency Tolerance
(Includes frequency tolerance at
room temperature.)
f_tol
X10
−6
Temperature Range)
Current Consumption
G
Stand-by Current #1 pin "L" Level)
Load Condition
Symmetry
0 Level Output Voltage
1 Level Output Voltage
Rise and Fall Time
OE Pin 0 Level Input Voltage
OE Pin 1 Level Input Voltage
Output Disable Time
Output Enable Time
Period Jitter (1)
E,F
G
E,F
G
E,F
G
E,F
G
E,F
Phase Jitter
G
Packing Unit
1.5625≦fo<32
32≦fo≦50
50<fo≦80
1.5625≦fo<32
32≦fo≦50
50<fo≦80
10≦fo<40
40≦fo≦80
10≦fo<40
40≦fo≦80
I
CC
I_std
L_
CMOS
SYM
50%
V
CC
Level
V
OL
V
OH
tr, tf
V
IL
V
IH
tPLZ
tPZL
tRMS
tp-p
tTL
Total Jitter (1)
(1)Measured WAVECREST DTS-2075
(2)tDJ Deterministic jitter tRJ Random jitter
Consult our sales representative for other specifications.
■ Dimensions[mm]
DSO221SN
 Model
Code:N
2.5±0.15
DSO321SN
 Model
Code:N
Frequency
Pin Connections
Pin No. Connection
#1
OE(Output Enable)
GND
#2
Output
#3
V
CC
#4
Function
#1input
H
Open
L
Model Code
#4
#3
Model Code
3.2±0.15
#4
#3
Frequency
2.5±0.15
2.0±0.15
Pin Connections
Pin No. Connection
#1
OE(Output Enable)
GND
#2
Output
#3
V
CC
#4
Function
#1input
H
Open
L
Lot No.
#1 index
0.815±0.08
#1
Logo
#2
#3 output condition
Oscillation out
Oscillation out
High Z
Lot No.
#1 index
1.1
+0.1
−0.2
#1
#3 output condition
Oscillation out
Oscillation out
High Z
Logo
#2
■ Recommended Land Pattern
〈Top View〉
1.58
#1
#2
1.7
■ Recommended Land Pattern
〈Top View〉
2.1
#1
#2
2.2
1.23
1.35
0.85
1.65
1.75
0.53
0.68
1.0
0.65
#4
#3
#4
0.9
#3
1.2
0.95
Application of AMBE-1000 Vocoder in Voice Communication System
Application of AMBE-1000 Vocoder in Voice Communication SystemAuthor: Liu Yunyi Chen… Article source: Electronic Technology Application Hits: 6 Update time: 2006-7-8P Abstract: AMBE-1000 is a low bit ...
fighting Analog electronics
13. [Learning LPC1768 library functions] ADC experiment
ADC is the abbreviation of Analog-to-Digital Converter , which refers to analog / digital converter or analog-to-digital converter. It refers to a device that converts continuously changing analog sig...
加勒比海盗 NXP MCU
Ask about s3c2410 gpio problem
I want to read the status changes of GPF3. How should I configure its corresponding registers? Please give me some advice!...
kedou000007 Embedded System
Traffic light design
Contains simulation diagram and detailed C program...
TSB11 MCU
VGA display matrix teaching-simple design
3. Module Design Architecture Design The function we want to achieve can be summarized as follows: FPGA generates VGA timing, that is, controls VGA_R4~R0, VGA_G5~G0, VGA_B4~B0, VGA_HSYNC and VGA_VSYNC...
guyu_1 FPGA/CPLD
Hardware Learning Problems
I would like to ask how do you learn hardware knowledge? What do you need to learn? Are there any classic books to provide? :)...
kyky11 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2259  939  412  2826  238  46  19  9  57  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号