or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
Introduction_01.2
Lattice Semiconductor
Introduction
LatticeECP/EC Family Data Sheet
Introduction
The LatticeECP/EC family of FPGA devices has been optimized to deliver mainstream FPGA features at low cost.
For maximum performance and value, the LatticeECP (EConomy Plus) FPGA concept combines an efficient FPGA
fabric with high-speed dedicated functions. Lattice’s first family to implement this approach is the LatticeECP-DSP
(EConomy Plus DSP) family, providing dedicated high-performance DSP blocks on-chip. The LatticeEC™ (ECon-
omy) family supports all the general purpose features of LatticeECP devices without dedicated function blocks to
achieve lower cost solutions.
The LatticeECP/EC FPGA fabric, which was designed from the outset with low cost in mind, contains all the critical
FPGA elements: LUT-based logic, distributed and embedded memory, PLLs and support for mainstream I/Os.
Dedicated DDR memory interface logic is also included to support this memory that is becoming increasingly prev-
alent in cost-sensitive applications.
The ispLEVER
®
design tool from Lattice allows large complex designs to be efficiently implemented using the Latti-
ceECP/EC family of FPGA devices. Synthesis library support for LatticeECP/EC is available for popular logic syn-
thesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning
tools to place and route the design in the LatticeECP/EC device. The ispLEVER tool extracts the timing from the
routing and back-annotates it into the design for timing verification.
Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP/EC
family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their
design, increasing their productivity.
1-2
LatticeECP/EC Family Data Sheet
Architecture
November 2004
Preliminary Data Sheet
Architecture Overview
The LatticeECP™-DSP and LatticeEC™ architectures contain an array of logic blocks surrounded by Programma-
ble I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM
(EBR) as shown in Figures 2-1 and 2-2. In addition, LatticeECP-DSP supports an additional row of DSP blocks as
shown in Figure 2-2.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit
without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register func-
tions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks
are optimized for flexibility allowing complex designs to be implemented quickly and efficiently. Logic Blocks are
arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the out-
side rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every
three rows of PFF blocks there is a row of PFU blocks.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO interfaces. PIO pairs on the left and
right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast
memory blocks. They can be configured as RAM or ROM.
The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in
Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and
route software tool automatically allocates these routing resources.
At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These
PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the
clocks. The LatticeECP/EC architecture provides up to four PLLs per device.
Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG™
port which allows for serial or parallel device configuration. The LatticeECP/EC devices use 1.2V as their core volt-
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
1. IntroductionIn the northern rural areas, every household has a stove for heating in winter. From November to March of the following year is the peak period for non-occupational carbon monoxide pois...
Recommended brand: Ruimeng Technology focuses on analog ICRecommended products: op amps, ADCs, DACs, various interfaces, motor drivers, ultrasonic measurement, laser ranging, etc.Company History: Hang...
I use dataset and datagrid to display a table on WINCE. Now I want to change the content of a field in the table. The option is BIT data, which is the kind with a check mark. The content of other fiel...
When I tested all the ports, I found that portj4~7 could not flip normally. Portj0~2 flipped normally. All the pins of portj were only connected to SIP single-row pins. The following is my test proced...
In this article, the high-performance DSP developed by TI can be used as an effective confidentiality method if it is applied to PC encryption cards.
As an effective network security solution,...[Details]
This paper designs a dot matrix LED text display screen that is easy to update, expandable, and low-cost. The way to reduce costs is
① Use the Bluetooth data transmission function of mobile ph...[Details]
1. Principle of displacement angle sensor
The angle sensor is used to detect angles. It has a hole in its body that fits the LEGO axle. When connected to the RCX, the angle sensor counts once ...[Details]
Contact resistance
is the resistance to current flow through a closed pair of contacts. This type of measurement is performed on devices such as connectors,
relays
, and switches. The...[Details]
1. Background:
The instrument system parameter detection and control of the chemical production workshop of Tangshan Coal Gas Coking Plant are all analog instruments, some of which are eve...[Details]
1 Introduction
Building Automation System (BAS) is a distributed monitoring system (DCS) designed according to distributed information and control theory. It is the result of the mutual de...[Details]
1 Introduction
With the development of control, computer, communication, network technology, etc., a new control technology, namely fieldbus, has emerged in the field of industrial control...[Details]
1 Introduction to HART Protocol
HART (Highway Addressable Remote Transducer), an open communication protocol for addressable remote sensor high-speed channels, was launched by Rosemen in the U...[Details]
PV inverter manufacturer SMA has launched its first DC arc fault circuit interrupter (AFCI) PV inverter and has received UL certification.
The new SunnyBoy AFCI inverter models include 3000-US...[Details]
In today's body control module (BCM) designs, savvy engineers are moving away from electromechanical relays whenever possible. Their next step is to eliminate fuses. But is eliminating fuses a nece...[Details]
Spatial Division Multiplexing (SDM) MIMO processing can significantly improve spectrum efficiency and thus greatly increase the capacity of wireless communication systems. Spatial Division Multip...[Details]
Corelink Semiconductor has launched the CL1100-based 5-7W E27 LED lighting driver system solution DB2. This driver module meets the requirements of small size (L×W×H=5.1cm×2.1cm×1.8cm), low standby...[Details]
LED light sources have many environmental advantages, but early products still have certain technical bottlenecks in heat dissipation and high brightness design that cannot be broken through....[Details]
Our flight had just begun to descend when a gentleman sitting next to me turned to talk to me about engineering—he had seen me reading an engineering journal. The gentleman next to me said that he ...[Details]
The emergence and development of street lamps are inseparable from the prosperity and progress of cities, which makes street lamps useful. Conversely, street lamps also make the night of the city n...[Details]
DigiKey Technology Zone
京公网安备 11010802033920号
EEWORLD
