EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

5962-8954702VCA

Description
IC ACT SERIES, QUAD 2-INPUT AND GATE, CDIP14, Gate
Categorylogic    logic   
File Size19KB,6 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric Compare

5962-8954702VCA Overview

IC ACT SERIES, QUAD 2-INPUT AND GATE, CDIP14, Gate

5962-8954702VCA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNational Semiconductor(TI )
package instructionDIP, DIP14,.3
Reach Compliance Codeunknown
seriesACT
JESD-30 codeR-GDIP-T14
JESD-609 codee0
length19.43 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeAND GATE
MaximumI(ol)0.024 A
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Prop。Delay @ Nom-Sup7.5 ns
propagation delay (tpd)7.5 ns
Certification statusNot Qualified
Schmitt triggerNO
Filter levelMIL-PRF-38535 Class V
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb) - hot dipped
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
Base Number Matches1

5962-8954702VCA Related Products

5962-8954702VCA 5962-8954702V2A 5962-8954702VDA
Description IC ACT SERIES, QUAD 2-INPUT AND GATE, CDIP14, Gate IC ACT SERIES, QUAD 2-INPUT AND GATE, CQCC20, Gate IC ACT SERIES, QUAD 2-INPUT AND GATE, CDFP14, Gate
Is it Rohs certified? incompatible incompatible incompatible
package instruction DIP, DIP14,.3 QCCN, LCC20,.35SQ DFP, FL14,.3
Reach Compliance Code unknown unknow unknown
series ACT ACT ACT
JESD-30 code R-GDIP-T14 S-CQCC-N20 R-GDFP-F14
JESD-609 code e0 e0 e0
Load capacitance (CL) 50 pF 50 pF 50 pF
Logic integrated circuit type AND GATE AND GATE AND GATE
MaximumI(ol) 0.024 A 0.024 A 0.024 A
Number of functions 4 4 4
Number of entries 2 2 2
Number of terminals 14 20 14
Maximum operating temperature 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C
Package body material CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED
encapsulated code DIP QCCN DFP
Encapsulate equivalent code DIP14,.3 LCC20,.35SQ FL14,.3
Package shape RECTANGULAR SQUARE RECTANGULAR
Package form IN-LINE CHIP CARRIER FLATPACK
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V 5 V
propagation delay (tpd) 7.5 ns 7.5 ns 7.5 ns
Certification status Not Qualified Not Qualified Not Qualified
Schmitt trigger NO NO NO
Filter level MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V
Maximum seat height 5.08 mm 1.905 mm 2.032 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V
surface mount NO YES YES
technology CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY
Terminal surface Tin/Lead (Sn/Pb) - hot dipped Tin/Lead (Sn/Pb) - hot dipped Tin/Lead (Sn/Pb) - hot dipped
Terminal form THROUGH-HOLE NO LEAD FLAT
Terminal pitch 2.54 mm 1.27 mm 1.27 mm
Terminal location DUAL QUAD DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 7.62 mm 8.89 mm 6.2865 mm
Base Number Matches 1 1 1
length 19.43 mm 8.89 mm -
Prop。Delay @ Nom-Sup 7.5 ns - 7.5 ns
Questions about storage and memory for ARM
I am new to ARM and would like to ask about storage and memory. First of all, the storage problem. In the past, 51 was generally used with eeprom and SD or CF cards. In ARM applications, I found that ...
heich_tech Microcontroller MCU
Evolution, Analysis and Comparison of High Voltage and High Power Converter Topologies
Abstract: The development of high-voltage and high-power converter topologies is described, and they are analyzed and compared, pointing out their respective advantages and disadvantages. The cascade ...
zbz0529 Analog electronics
SHOW--LPC1114 analog pointer clock
Many mobile phones now have not only digital clocks, but also pointer clocks as decorations, such as the one on the right. Wouldn't it be fun to make one yourself? [float=right][/float] I made a point...
季夏木槿 NXP MCU
Current consumption of cyclone series FPGA core and IO ports
How much current do the cyclone series FPGA core and IO ports consume? The core voltage is 1.2V, and the IO voltage is 3.3V. How much current do they consume respectively? Now when drawing the PCB, we...
tianma123 FPGA/CPLD
[Help] Where can I find the terms in high frequency?
There is a tuner in the radio for selecting channels and controlling frequencies. I wonder if you have ever come across it. There are many professional terms involved, such as: signal-to-noise ratio, ...
sabergemini Embedded System
FPGA implementation of USB audio 2.0
Hey guys, our company is going to develop a USB auido device, using FPGA (Cyclone V) + USB PHY (CY7C68013). The circuit board has been made. Who is willing to take on this project?...
hh_kings FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1841  449  2385  977  337  38  10  49  20  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号