EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9675301VCA

Description
Low Skew Clock Driver, ACT Series, 1 True Output(s), 0 Inverted Output(s), CMOS, CDIP14, CERAMIC, SIDE-BRAZED, DIP-14
Categorylogic    logic   
File Size242KB,12 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962F9675301VCA Overview

Low Skew Clock Driver, ACT Series, 1 True Output(s), 0 Inverted Output(s), CMOS, CDIP14, CERAMIC, SIDE-BRAZED, DIP-14

5962F9675301VCA Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDIP
package instructionDIP,
Contacts14
Reach Compliance Codeunknown
seriesACT
Input adjustmentDIFFERENTIAL
JESD-30 codeR-CDIP-T14
Logic integrated circuit typeLOW SKEW CLOCK DRIVER
Number of functions1
Number of inverted outputs
Number of terminals14
Actual output times1
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)16 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose300k Rad(Si) V
width7.62 mm
Base Number Matches1
Standard Products
UT54ACTS220
Clock and Wait-State Generation Circuit
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
UT54ACTS220 - SMD 5962-96753
DESCRIPTION
The UT54ACTS220 is designed to be a companion chip to
UTMC’s UT69151 SμMMIT family for the purpose of gener-
ating clock and wait-state signals. The device contains a divide
by two circuit that accepts TTL input levels and drives CMOS
output buffers. The chip accepts a 48MHz clock and generates
a 24MHz clock. The 48MHz clock can have a duty cycle that
varies by
±
20%. The UT54ACT220 generates a 24MHz clock
with a
±
5% duty cycle variation. The wait-state circuit generates
a single wait-state by delaying the falling edge of DTACK into
the SμMMIT. The clock/timing device generates DTACK from
the falling edge of input RCS which is synchronized by the fall-
ing edge of 24MHz. The SμMMIT drives inputs RCS and
DMACK.
The devices are characterized over full military temperature
range of -55°C to +125°C.
LOGIC SYMBOL
MRST
48MHz
RCS
DMACK
(10)
(6)
(9)
(8)
S
CTR1
SRG2
1D
S
(11)
(12)
DTACK
(13)
PINOUTS
14-Pin DIP
Top View
NC
CLKOUT
CLKOUT
CLKIN
NC
48MHz
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
24MHz
DTACK
TEST
MRST
RCS
DMACK
14-Lead Flatpack
Top View
NC
CLKOUT
CLKOUT
CLKIN
NC
48MHz
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
24MHz
DTACK
TEST
MRST
RCS
DMACK
24MHz
TEST
(2)
CLKIN
(4)
(3)
CLKOUT
CLKOUT
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC
Publication 617-12.
1
How to solve the following error when building CCS5 program
**** Build of configuration Debug for project tms320vc5509a ****"C:\\ti\\ccsv5\\utils\\bin\\gmake" -k all'Building target: tms320vc5509a.out' 'Invoking: C5500 Linker' "C:/ti/ccsv5/tools/compiler/c5500...
XIUJIE DSP and ARM Processors
MSP430 Programming Problem
Hello everyone, I have a problem that I can't solve. I would like to ask the experts for help. I edited the program under IAR EW430 version 5.52 before, but the firmware of the emulator I bought later...
stellarman Microcontroller MCU
Noise suppression technology for LTE powered devices
[p=20, null, left][font=Verdana, sans-serif][size=4][color=#000000][backcolor=white][b]Foreword[/b] In recent years, with the diversification of wireless communication services such as online games an...
wstt Power technology
After Cadence 16.5 Concept HDL schematic is packaged and reversed, the power and ground networks are displayed in red
After Cadence 16.5 Concept HDL schematics are packaged and back-annotated, the power and ground networks are displayed in red, as shown in the figure. What is the reason? How to eliminate it?...
文心雕龙7 PCB Design
Problems with functionality after reset
I need to use SPI3, PB3, PB4, PB5, but the manual shows that after reset the main function of PB3 is JTDO and PB4 is NJTRST. Does that mean that you need to block this function with code before using ...
chenbingjy stm32/stm8
Seven deadly sins of mobile phone radiation
Modern people cannot live without mobile phones, and there are many different opinions on the harm of mobile phone radiation. Recently, a cancer research expert came to a shocking conclusion: the numb...
henryli2008 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1586  1031  1470  1675  986  32  21  30  34  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号