EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G0521403VXA

Description
Clock Generator, 200MHz, CMOS, CDFP48, CERAMIC, DFP-48
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size168KB,22 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962G0521403VXA Overview

Clock Generator, 200MHz, CMOS, CDFP48, CERAMIC, DFP-48

5962G0521403VXA Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionDFP,
Reach Compliance Codeunknown
ECCN codeEAR99
JESD-30 codeR-CDFP-F48
JESD-609 codee0
length16.002 mm
Number of terminals48
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Maximum output clock frequency200 MHz
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
Master clock/crystal nominal frequency200 MHz
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height2.921 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal pitch0.635 mm
Terminal locationDUAL
total dose500k Rad(Si) V
width9.652 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
Standard Products
UT7R995 & UT7R995C RadClock
TM
2.5V/3.3V 200MHz High-Speed
Multi-phase PLL Clock Buffer
Datasheet
August 2015
The most important thing we build is trust
output signals to either the rising or the falling edge of the refer-
ence clock and selects the drive strength of the output buffers.
To ensure smooth startup of the UT7R995/UT7R995C, indepen-
dent of the behavior of the reference clock, it is required that the
PD/DIV pin be held low to reset the device until power up is
complete and the reference clock is stable. Similarly, if the fre-
quency range select pin (FS) is changed during operation of the
UT7R995/UT7R995C, the PD/DIV must be driven low for a
minimum of 3s to guarantee the transition from one FS range to
the next, ensuring the reliable start up of the newly selected PLL
oscillator.
The UT7R995 and UT7R995C both interface to a digital clock
while the UT7R995C will also interface to a quartz crystal.
4F0
4F1
sOE
PD/DIV
PE/HD
V
DD
V
DD
Q3
3Q1
3Q0
V
SS
V
SS
V
DD
FB
V
DD
V
SS
V
SS
2Q1
2Q0
V
DD
Q1
LOCK
V
SS
DS0
DS1
1F0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
3F1
3F0
FS
V
SS
V
SS
V
DD
Q4
4Q1
4Q0
V
SS
V
SS
V
DD
XTAL1
NC/XTAL2
V
DD
V
SS
V
SS
1Q1
1Q0
V
DD
Q1
V
SS
TEST
2F1
2F0
1F1
FEATURES:
+3.3V
Core Power Supply
+2.5V
or +3.3V Clock Output Power Supply
- Independent Clock Output Bank Power Supplies
Output
frequency range: 6 MHz to 200 MHz
Bank
pair output-output skew < 100 ps
Cycle-cycle jitter < 50 ps
50%
± 2% maximum output duty cycle at 100MHz
Eight
LVTTL outputs with selectable drive strength
Selectable
positive- or negative-edge synchronization
Selectable
phase-locked loop (PLL) frequency range and lock
indicator
Phase
adjustments in 625 to 1300 ps steps up to ± 7.8 ns
(1-6,8,10,12)
x multiply and (1/2,1/4) x divide ratios
Compatible
with Spread-Spectrum reference clocks
Power-down
mode
Selectable
reference input divider
Operational environment:
- Total-dose tolerance: 100 krad (Si)
- SEL Immune to a LET of 109 MeV-cm
2
/mg
- SEU Immune to a LET of 109 MeV-cm
2
/mg
HiRel
temperature range: -55
o
C to +125
o
C
Extended
industrial temp: -40
o
C to +125
o
C
Packaging options:
- 48-Lead Ceramic Flatpack
- 48-Lead QFNdevelopment pending/contact factory
Standard Microcircuit Drawing: 5962-05214
- QML-Q and QML-V compliant part
INTRODUCTION:
The UT7R995/UT7R995C is a low-voltage, low-power, eight-out-
put, 6-to-200 MHz clock driver. It features output phase programma-
bility which is necessary to optimize the timing of high-performance
microprocessor and communication systems.
The user programs both the frequency and the phase of the output
banks through nF[1:0] and DS[1:0] pins. The adjustable phase fea-
ture allows the user to skew the outputs to lead or lag the reference
clock. Connect any one of the outputs to the feedback input to
achieve different reference frequency multiplication and division
ratios.
The devices also feature split output bank power supplies that enable
banks 1 & 2, bank 3, and bank 4 to operate at a different power sup-
ply levels. The ternary PE/HD pin controls the synchronization of
UT7R995
&
UT7R995C
Figure 1. 48-Lead Ceramic Flatpack Pin Description
1
Two "taboos" in a cover letter
Some of the self-recommendation materials published in newspapers give people a sense of being flashy and superficial. Whether writing a cover letter to a company or placing a job advertisement in the...
eeleader Talking about work
Question about TARGET.H of startup code
#ifndef __TARGET_H Does this (__TARGET_H) have anything to do with the file name? #define __TARGET_H This sentence is not clear either. Should there be a constant after it? #ifdef __cplusplus extern "...
zgjian Embedded System
5W LED power drive circuit without electrolytic capacitors for your reference
[color=blue][b][size=6]A 5W LED power drive circuit without electrolytic capacitors is provided for your reference. [/size][/b][/color][color=blue][b][size=6][/size][/b][/color]...
qwqwqw2088 Power technology
What is the specific function of DP's AUX auxiliary channel? Help!
I need help with the AUX channel of this interface switch chip!...
树荫照水愛晴柔 Test/Measurement
Please help me find an interrupt program!!!
I am a beginner in C of MSP and wrote a small program. The program is as follows:/************************************************************************************************\File name: chushi.cDe...
major888 Microcontroller MCU
Sell or change the board, domestic development board Cubieboard
[i=s] This post was last edited by cl17726 on 2014-6-29 17:59 [/i] It contains the 2.0 to 2.54 baseboard that I made myself, and the PCB files can be provided. It is very simple. Market reference pric...
cl17726 Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1934  2343  2545  131  187  39  48  52  3  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号