531TB11M0000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531TB11M0000BGR

531TB11M0000BGR: DescriptionCMOS Output Clock Oscillator, 11MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531TB11M0000BGR Overview

CMOS Output Clock Oscillator, 11MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531TB11M0000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	11 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Audio DA converter circuit structure

Buffer stage emitter output schematic circuit

Programmable current source circuit diagram

Temperature difference measurement circuit

STK0100-2 power amplifier circuit

LM317 integrated voltage stabilizing circuit

I don't know if the program has been burned into the LM3S9B96. There is no response. Please help! ! !: I bought a LM3S9B96 development board a few months ago, studied it for a while, and then designed a circuit board with 9B96 to realize some functions. But today, after welding and testing, I found tha...; beginarm Microcontroller MCU

What are these little triangles for? How do you set them up?: Using Allegro16.6, what are the functions of those triangles?...; li6666 PCB Design

What should I do if I connect multiple DS18B20s together and can read the signal if the wires are short, but cannot read the signal if the wires are long? [Solved]: [size=2]I connected multiple DS18B20s together and used the ROM search function to find the ID and then read the temperature separately. If the connection line (30cm) is short, it can be read. If the ...; SUNKE9 MCU

2013 Electronics Contest Questions: [i=s]This post was last edited by paulhyde on 2014-9-15 03:02[/i] If anyone can figure out the speed please upload it!!!!!!!!!!!!!!!!!!!!!!!! Thank you!!!...; love政广 Electronics Design Contest

What is the difference between RS232 and FPGA?: Is there any FPGA level standard that supports RS232 level standard, so there is no need for MAX232 to convert the level?...; wenhuawu FPGA/CPLD

How much power do headphones really need? (Part 1): When we set out to create an op amp for a headphone application (we ended up choosing the OPA1622), the first problem we needed to solve was determining how much power the headphone would require. Thi...; maylove Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components