EEWORLDEEWORLDEEWORLD

Part Number

Search

530CC62M0000DG

Description
CMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, 62MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size454KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530CC62M0000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530CC62M0000DG - - View Buy Now

530CC62M0000DG Overview

CMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, 62MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530CC62M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionDILCC6,.2
Reach Compliance Codecompliant
Other featuresTRAY
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency62 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply3.3 V
Certification statusNot Qualified
Maximum slew rate88 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
What is the preloader used for?
I want to know more about the functions and effects of preloader. I am a novice and hope the experts can give me some advice....
全部都是泡馍 Linux and Android
[Repost] A brief analysis of common errors in PCB design
I. Common errors in schematics (1) ERC reports that the pin is not connected to the signal: a. The I/O properties of the pin were defined when the package was created; b. Inconsistent grid properties ...
皇华Ameya360 PCB Design
Question G: Does the power supply need to be single 12v?
[i=s] This post was last edited by paulhyde on 2014-9-15 03:31 [/i] Why do we need a single 12v power supply? I don't understand...
freepson Electronics Design Contest
Regarding the download line problem from laptop to FPGA development board, please advise!
[b][size=5][color=red]Please help me solve this problem: [/color][/size][/b] [b][size=5][color=red] Since my laptop does not have a parallel port, and the download cable given to me by my instructor i...
zqzq501311 FPGA/CPLD
The c file after converting the image using pnmtoc in the TI graphics library is too large, and the keil software is compiled successfully.
Recently, I encountered a problem when using TI's LM3S9B92 chip and the TI graphics library. I used the pnmtoc in the tool provided by the library to convert a pnm format image into a .c file. When I ...
zhoouauruheng Microcontroller MCU
Sci communication between pc and dsp
#if UART_INT==0 #if SCI while(ScibRegs.SCIFFRX.bit.RXFFST == 0); { } // wait for RRDY/RXFFST =1 for 1 data available in FIFO dataB = ScibRegs.SCIRXBUF.all; ScibRegs. SCITXBUF=dataB; f=dataB; while(Sci...
haha520525 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 691  2707  688  489  2274  14  55  10  46  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号