531SC975M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531SC975M000DG

531SC975M000DG: DescriptionLVDS Output Clock Oscillator, 975MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SC975M000DG Overview

LVDS Output Clock Oscillator, 975MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC975M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	975 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

μPC1213C power amplifier circuit diagram

Basic application circuit diagram of LM317

Current mode flyback power supply circuit diagram using LT1171

integrated circuit radio

The most practical basic diagram circuit 26 - transformer feedback high-frequency oscillator proximity switch circuit

Knife switch directly starts the circuit

Linux kernel setting ip problem: I downloaded the Linux kernel to the development board 2410, and the IP that came out of ifconfig was 192.168.10.220. I want to change it to 0.220, but it returns to the previous setting every time I ...; zhanggz02111 Linux and Android

FE1.1S burns out after use: When using FE1.1S, the chip and the transformer in series on D+/D- are burned out. Has anyone encountered this before? The schematic diagram is as follows:...; liang5698 Analog electronics

Embedded iTOP-4412 development board implements socket programming based on UDP: [align=left][font=宋体][size=10.5pt]This article is transferred from: [/size][/font][url=http://www.topeetboard.com]http://www.topeetboard.com[/url][/align][align=left]Platform: iTOP-4412[font=宋体]develo...; Chihiro ARM Technology

The keyboard cannot be used after the application is started with the system: The program requires the use of a keyboard. Before the application was automatically started with the system, it was placed in the system via USB, and the keyboard on the board was normal at this time...; kmmmmy Embedded System

Get an MSP430F5438: [backcolor=rgb(255, 255, 255)][font=Arial, 宋体][size=13.63636302947998px]It cost 168 RMB when I bought it, and I used it for less than a month. It was idle for a month. Now I sell it for 100 RMB. It is...; xxooxx001 Buy&Sell

Urgent! Can GR64 be used as a server? Point-to-point communication: If it is possible, how to set it up? Also, I have several GR64s that send data to an IP address on the network, and then I use a module to get data from that IP. Is this method feasible? Is there any ...; yiwu1114 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components