530AB19M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB19M0000DG

530AB19M0000DG: DescriptionLVPECL Output Clock Oscillator, 19MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB19M0000DG Overview

LVPECL Output Clock Oscillator, 19MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB19M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	19 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Using 14-bit 125MSPS four-channel ADC circuit diagram

Monostable circuit diagram

Series electronic rectifier circuit diagram

TBA810S application circuit

Belt conveyor stall protection circuit

Working principle and circuit of permanent magnet commutator motor

The Lingyang 61 microcontroller communicates with the peripheral serial port. I have a module-defined protocol as follows. Could any expert help me implement it with C code? Thank you!: NIBP module interface protocol numerical calculation: calculate systolic pressure, mean pressure, diastolic pressure, pulse rate. 1. Physical characteristics serial communication mode: 4800 baud rate ...; duguxx Embedded System

How does ATSHA204A implement hardware encryption?: As shown in the figure below, which expert has used ATSHA204A? How does ATSHA204A implement hardware encryption? The data sheet is in English, which is a headache to read and I don’t understand; I can...; yhye2world Analog electronics

controlSUITE-----Necessary and effective tool for learning C2000 MUC: controlSUITE-----Essential and effective tools for learning C2000 MUC controlSUITETM for C2000TM microprocessors is a comprehensive set of software infrastructure and software tools designed to minimi...; dontium Microcontroller MCU

Problems in developing ASP programs under wince: I integrated a webserver on WINCE5.0 and chose to support ASP. However, when I run the example given in PB5.0, when I run the ASP page, the browser reports an error: HTTP501/505, not executed or not s...; neverlandzzy Embedded System

Using Xilinx for IO expansion: My tutor gave me a task these days, which is how to expand the IO of the microcontroller using Xilinx's 95144 chip. I have never been exposed to CPLD before, and I hope some seniors can explain it to ...; tzliuzhen FPGA/CPLD

Can this circuit be used as a 4-20ma circuit?: This circuit was originally used to generate 0-10V and has been used without any problems. Today, the customer requested that the control of the inverter be changed from 0-10V to 4-20MA. I don’t want ...; 程序会不会 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components