530KA1122M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530KA1122M00DG

530KA1122M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1122MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530KA1122M00DG Overview

CMOS/TTL Output Clock Oscillator, 1122MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KA1122M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1122 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Using 14-bit 125MSPS four-channel ADC circuit diagram

LM internal circuit principle

555 anti-moth device

Timer with 10S fixed preset time

Driving safety alarm

19. Power supply circuit diagram of AST-1401 VGA color display

Friends on the forum are really enthusiastic. I encountered a problem when making the voice chip isd4004. I need help again. Please help me, thank you all!: I am asking again here. Last time, I received enthusiastic help from brother Shuiyan. I completed the question smoothly and was very happy. The atmosphere here is better than 51c51 and c51bbs. No one ...; qwer2006 Embedded System

How to set BGA area ROOM rules in Altium Designer: [size=4]1. First, place a ROOM for BGA. [Design——Rooms——Place Rectangular Room][/size] [size=4]2. While placing the ROOM, press Table directly to set the name of the ROOM, for example: Room_BGA. [/siz...; qwqwqw2088 PCB Design

How to choose E907 boot mode for Allwinner V853 under Tina: ## 1. Topic Tina V85x E907 boot mode selection## 2. Problem background Tina V85x platform E907 supports two boot modes, boot from boot0 and boot from kernel. The default configuration of Tina V85x SDK...; aleksib Domestic Chip Exchange

I would like to ask you a question about the calling of serial port PDD and MDD layer: Dear experts, RT: Take SetRTS(BOOL bSet) as an example: I am using the 2440 wince5.0 package. Let's first look at the definition in the PDD layer. pdds3c2440_ser.h defines: virtual void SetRTS(BOOL bS...; tjsheep Embedded System

Convert the square wave output of the full bridge circuit into a sine wave: Now I use a full-bridge converter topology, the output pulse square wave, the waveform is a square wave with a peak-to-peak value of 200 volts, both positive half square wave and negative half square ...; shaorc Power technology

Stock Basics: [font=宋体]《Stock Basics》[/font][font=Times New Roman] [/font][color=blue][url=http://www.ziddu.com/download/3517098/gpjbzs.rar.html][font=宋体][color=#0000ff]Download[/color][/font][/url][/color] [font=T...; frm Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components