EEWORLDEEWORLDEEWORLD

Part Number

Search

530DB72M0000DG

Description
CMOS/TTL Output Clock Oscillator, 72MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530DB72M0000DG Overview

CMOS/TTL Output Clock Oscillator, 72MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DB72M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency72 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[Fuzhou Recruitment] Senior Hardware Engineer
[b][size=13px]Senior Hardware Engineer[/size][/b]: 1 Fuzhou Job Description: 1. Participate in hardware system analysis, build related product hardware platforms, and plan product hardware platforms a...
conniezhou Embedded System
Problems encountered when porting the uTenux operating system based on CortexM series chips to the IAR/KEIL environment!
When porting the uTenux operating system, I encountered a very strange problem. Our operating system can run perfectly on the XMC4500 chip under gcc compilation, but after being compiled in the IAR/KE...
zhangzl Embedded System
Broadcom Wi-Fi 6E technology makes the Galaxy S21 Ultra shine
Samsung recently released three new smartphones, one of which is the Galaxy S21 Ultra, the first phone based on Wi-Fi 6E. Broadcom provides the BCM4389 chip for the device.Samsung's new Galaxy lineup ...
okhxyyo RF/Wirelessly
KW41Z+ (Water Fun 2) played a few demos and reported back~
[align=center]demo serial loopback[/align] It's been a while since I got the board, and I downloaded all the software that should be downloaded. After playing with them one by one, it's time to play w...
皈依 NXP MCU
Simulation Problems with Strobe Display
I imitated the examples in Teacher Xia Yuwen's bookThe code is as follows: `timescale 1 ns/ 1 ps module LAMP_vlg_tst(); // constants// general purpose registers reg eachvec; // test vector input regis...
chenbingjy FPGA/CPLD
(Urgent help) Summary of synchronization and network connection problems encountered when testing PDA in CE5.0 environment (waiting for answers online). . .
Hello everyone, I have a few questions to ask you. I just started programming in the CE5.0 environment and encountered several problems with the environment configuration: The environment is C#.Net200...
zhfxuyg Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2841  1141  2752  2107  1480  58  23  56  43  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号