550AE491M520BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550AE491M520BG

550AE491M520BG: DescriptionLVPECL Output Clock Oscillator, 491.52MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size556KB，44 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550AE491M520BG Overview

LVPECL Output Clock Oscillator, 491.52MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550AE491M520BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	25 ppm
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	550
Installation features	SURFACE MOUNT
Nominal operating frequency	491.52 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Stepper motor control circuit using high-power field effect transistors

Commonly used low pass filter circuit c

A parametric equalizer in imported audio

Practical strobe signal light circuit

FCOG6100 thyristor three-phase AC controller

Precision current sink circuit

Urgent help!!!!: The 2.4-inch screen looks like this, using an OV 2640 camera and an stm32 board. Can anyone modify it?...; 123.123ywq stm32/stm8

Can you give me a good direction? I don't know where to start.: I used to use CADENCE to draw mobile phone boards. Now I don't make mobile phones anymore. Can you give me a good direction for video conferencing? I don't know where to start. I used to study electro...; 月亮不哭 Talking about work

Several development boards are available, including STM32, EPM240, EP2C5 NIOS: [align=left][color=#000000]First, here is a family photo[/align][align=left]All of them were made when I was studying before. I wanted to make something after I finished learning, but I only learned h...; 柳叶舟 Buy&Sell

Chinese characters will become garbled in modelsim, see the solution here: When using modelsim 6.0, comments sometimes need to use Chinese . When the .v file is closed and reopened, the Chinese part becomes garbled. How to solve this problem? Open the file to be operated (do...; eeleader-mcu FPGA/CPLD

ADI technical data collection e-books are available for free download, so hurry up and stock up!: [font=微软雅黑][size=3]The editor has brought a lot of ADI information, I believe there is what you want in it! :victory:[/size][/font] [font=微软雅黑][size=3]Without further ado, hurry up and download it to ...; EEWORLD社区 ADI Reference Circuit

The process of porting MicroPython to SensorTile: [i=s]This post was last edited by dcexpert on 2017-1-20 00:41[/i] I should have written this post two weeks ago, but it was delayed for various reasons. Tonight, I finally found time to sort out the p...; dcexpert MicroPython Open Source section

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components