530EA1350M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530EA1350M00DGR

530EA1350M00DGR: DescriptionLVPECL Output Clock Oscillator, 1350MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EA1350M00DGR Overview

LVPECL Output Clock Oscillator, 1350MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA1350M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1350 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Sensor module launched by Vishay

Positive and negative DC regulated power supply circuit

Transistor meter circuit c

Motor alarm unit circuit

DY-1 type electrophoresis instrument circuit

Direct FM modulation circuit composed of varactor diodes

stm8s003k3 cannot be simulated with st_link hardware: Programming with IAR, the chip selected is stm8s103k3 (no 003k), now it is no problem to use external 3.3V to power the bare microcontroller (remove the power chip) and the downloader, but it is not p...; zhangdaoyu stm32/stm8

Touch screen interface definition: [color=#000080]A:[/color][color=#000080]Can you give me the interface definition of the touch screen on the development board? [/color] [color=#006400]B:[/color] [color=#006400] It's on WIKI [/color] ...; 明远智睿Lan Integrated technical exchanges

Compile QtE5.7 source code on itop4412 development board: The files used in this chapter can be found in the "iTOP4412 development board data summary (excluding CD content)\iTOP-4412 development board system source code and image (other)\QtE5.7 transplant da...; 马佳徐徐 Embedded System

It is recommended that students submitting proposals write the number of the laboratory circuit after the project name.: As the title says:)...; 梦之旅 ADI Reference Circuit

Show off the bag, thanks to EEworld: A few days ago, the administrator released the list of winners late at night. Thank you for your hard work:congratulate: I just received the express today. Thank you eeworld and Intel...; 经世致用 Talking

PWM speed regulation of brushed DC motor based on PID algorithm: I would like to ask you: In the PID algorithm-based brushed DC motor PWM speed control system, is the algorithm used for brushed DC motor speed control the analog PID control principle, incremental PI...; cheng_du512 Industrial Control Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components