EEWORLDEEWORLDEEWORLD

Part Number

Search

531TA119M000DG

Description
CMOS Output Clock Oscillator, 119MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531TA119M000DG Overview

CMOS Output Clock Oscillator, 119MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531TA119M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency119 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Video explanation: Shanghai Teacher You's Verilog entry to practical experience Lesson 12
[size=4][b][color=red]Shanghai Teacher You[/color][/b]Verilog Introduction to Practice[b][color=red]Lesson 12[/color][/b]——[b][color=red]Fixed-point conversion of floating-point numbers in digital sig...
l51031767 FPGA/CPLD
On the second day of the Chinese New Year, 3D printing assembly progress.
By the way, I went out every day these days, I was so tired, and the assembly progress was slow. I installed the extruder part these days, and there are several problems.The first is this connector, w...
07611128 Creative Market
Qorvo's RF front-end technology innovation leads the development of 5G terminals
In the 5G era, terminals have become the focus of attention in various industries. Terminals are the part closest to users and directly affect users' 5G experience. In smart terminals, RF front-end mo...
Jacktang RF/Wirelessly
Get the Chinese character internal code and then get the font under evc
Hi, everyone, I have a question: 1. How do you get the internal code of Chinese characters under evc? Suppose the Chinese character is "房", its internal code is 623F, and in GB2312 it is 2331. If you ...
dlw123 Embedded System
Error encountered when generating SOPC
When regenerating SOPC with the demo program, the following error message is encountered: Error: Failed to refresh PTF fileInfo: Finished elaborating PTF file.Executing: C:/altera/91/quartus//sopc_bui...
logicengineer FPGA/CPLD
About the function call problem in C6678DSPlib
In the past two days, I have been studying the calling problem of the DSPF_sp_convol function in C6678DSPlib. I read the introduction of its calling method given by TI, but I always feel confused. I f...
huangjie DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1087  1673  1674  1441  1586  22  34  29  32  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号