531AC1349M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AC1349M00DG

531AC1349M00DG: DescriptionLVPECL Output Clock Oscillator, 1349MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AC1349M00DG Overview

LVPECL Output Clock Oscillator, 1349MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AC1349M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1349 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Memory interface circuit of aduc841/42/43

Three-terminal integrated voltage regulator application circuit

Improved nickel-cadmium battery automatic charging circuit

Touch switch circuit with four dimming states

Silicon controlled rectifier automatic constant current charger circuit

555 time program controller circuit (1)

【Book Collection】Harmonic suppression and reactive power compensation: [color=DarkRed] Harmonic suppression and power factor improvement are major issues involving power electronics, electrical automation, and power systems. With the continuous advancement of power elect...; wzt Power technology

Multiple voltage output issues: Hello, seniors. I use a 20v DC power supply as input and want to generate 8 5V voltage outputs using a voltage regulator chip. I would like to ask the seniors, is it better to use a voltage regulator ...; lym1210 Power technology

China to launch petaflop supercomputer in 2010: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] Li Jun, president of Sugon Information Industry Co., Ltd., recently accepted an interview with Xinhua News Agency reporters at S...; maker Mobile and portable

TI will broadcast [CAN SIC (Signal Improvement Function)] live at 10 am today. Learn the technology and win gifts!: From powertrain, to advanced driver assistance systems, to infotainment and safety, electronic control units (ECUs) such as the Controller Area Network (CAN) are needed in vehicles to perform differen...; EEWORLD社区 Automotive Electronics

Outsourcing: Make boot logo in WCE platform!!: Platform: Intel pxa255, wince4.2, screen 320*240. If you have successfully done this, please contact me. Salary is negotiable. Newbies please do not bother. Thank you 010-82867177-220 Mr. Wang...; lockwe Embedded System

Serial port interruption problem: The chip I use is TM4C1294NCPDT, and the debugging software is keil4.73. Why can my serial port 0 and serial port 1 enter the interrupt service program, but serial port 2 cannot? (There is definitely ...; 毛屋堂 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components