EEWORLDEEWORLDEEWORLD

Part Number

Search

531SC1344M00DGR

Description
LVDS Output Clock Oscillator, 1344MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531SC1344M00DGR Overview

LVDS Output Clock Oscillator, 1344MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC1344M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1344 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Newbie Questions
Does the program download of msp430f169 need to be burned through fet? It cannot be directly connected to cpu through serial port or parallel port...
gonglong Microcontroller MCU
Regarding the rate configuration issue of NFC point-to-point communication
The initialization rate is 424k. The rate before P2P communication needs to be configured to 106k. PN532 returns error code 01 timeout and 27, 23, and the configuration failed. I hope you can give a s...
那是我的最爱 Real-time operating system RTOS
[Tutorial] Teach you how to set the probe ratio on different brands of oscilloscopes (Tektronix + Keysight + Puyuan)
[Tutorial] Teach you how to set the probe ratio on different brands of oscilloscopes (Tektronix + Keysight + Puyuan)...
aigtekatdz Test/Measurement
One more reason why the NIOS2 download program fails.
A NIOS2 soft-core CPU built by SOPC. At the beginning, the CPU reset was started from RAM. There was no problem compiling and downloading with NIOS2 IDE. The settings were as follows:Later, when the p...
扬帆起航 FPGA/CPLD
In FPGA language VHDL, the serial port receives a set of data, decomposes this set of data into pieces of real numbers, and then...
I found a problem when doing this. When the unknown parameters are set to fixed values, the program runs without any problems. However, when the data received by the serial port is used, the program d...
jinghong21 FPGA/CPLD
Introduction to MSP430 development tools (JTAG SBW BS)
[i=s]This post was last edited by qinkaiabc on 2014-1-17 22:26[/i] In the process of MCU project development, there are always two devices closely linked together, one is the emulator and the other is...
qinkaiabc Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2696  1427  2475  1306  427  55  29  50  27  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号